

LSM6DSOX: always-on 3D accelerometer and 3D gyroscope

Introduction

This document is intended to provide usage information and application hints related to ST's LSM6DSOX iNEMO inertial module.

The LSM6DSOX is a 3D digital accelerometer and 3D digital gyroscope system-in-package with a digital I²C, SPI and MIPI I3CSM serial interface standard output, performing at 0.55 mA in combo High-Performance mode. Thanks to the ultra-low noise performance of both the gyroscope and the accelerometer, the device combines always-on low-power features with superior sensing precision for an optimal motion experience for the consumer. Furthermore, the accelerometer features smart sleep-to-wake-up (Activity) and return-to-sleep (Inactivity) functions that allow advanced power saving.

The device has a dynamic user-selectable full-scale acceleration range of $\pm 2/\pm 4/\pm 8/\pm 16$ g and an angular rate range of $\pm 125/\pm 250/\pm 500/\pm 1000/\pm 2000$ dps.

The LSM6DSOX can be configured to generate interrupt signals by using hardware recognition of free-fall events, 6D orientation, tap and double-tap sensing, activity or inactivity, and wake-up events.

The availability of different connection modes to external sensors allows implementing additional functionalities such as a sensor hub, auxiliary SPI, etc.

The LSM6DSOX is compatible with the requirements of the leading OSs, offering real, virtual and batch-mode sensors. It has been designed to implement in hardware significant motion, relative tilt, pedometer functions, timestamp and provides an incredible level of customization: up to 16 embedded finite state machines can be programmed independently for motion detection or gesture recognition such as glance, absolute wrist tilt, shake, double-shake, or pick-up.

The LSM6DSOX also embeds a Machine Learning Core logic which allows identifying if a data pattern matches a user-defined set of classes. A typical example of an application could be activity detection like running, walking, driving, etc.

The LSM6DSOX has an integrated smart first-in first-out (FIFO) buffer of up to 9 kbyte size, allowing dynamic batching of significant data (i.e. external sensors, step counter, timestamp and temperature).


The LSM6DSOX is available in a small plastic land grid array package (LGA-14L) and it is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

The ultra-small size and weight of the SMD package make it an ideal choice for handheld portable applications such as smartphones, IoT connected devices, and wearables or any other application where reduced package size and weight are required.



1 Pin description

Figure 1. Pin connections



AN5272 - Rev 3 page 2/138

angular rate (top view)

Pin #	Name	Mode 1 function ⁽¹⁾	Mode 2 function ⁽¹⁾	Mode 3/4 function ⁽¹⁾	Pin status Mode 1	Pin status Mode 2	Pin status Mode 3/4
	SDO	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)	SPI 4-wire interface serial data output (SDO)	Default: input without pull-up.	Default: input without pull-up.	Default: input without pull-up.
1	SA0	I ² C least significant bit of the device address (SA0)	I ² C least significant bit of the device address (SA0)	I ² C least significant bit of the device address (SA0)	Pull-up is enabled if bit SDO_PU_EN = 1 in	Pull-up is enabled if bit SDO_PU_EN = 1 in	Pull-up is enabled if bit SDO_PU_EN = 1 in
	SAU	MIPI I3C SM least significant bit of the static address (SA0)	MIPI I3C SM least significant bit of the static address (SA0)	MIPI I3C SM least significant bit of the static address (SA0)	PIN_CTRL register.	PIN_CTRL register.	PIN_CTRL register.
2	SDx	Connect to VDDIO or GND	I ² C serial data master (MSDA)	Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO)	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.
3	SCx	Connect to VDDIO or GND	I ² C serial clock master (MSCL)	Auxiliary SPI 3/4-wire interface serial port clock (SPC_Aux)	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.	Default: input without pull-up. Pull-up is enabled if bit SHUB_UP_EN = 1 in MASTER_CONFIG register.
		Programmable interrupt 1			Default: input with pull-down.	Default: input with pull-down.	Default: input with pull-down.
4	INT1	If the device is used as MIPI I3C SM pure slave, this pin must be set to 1.	Programmable interrupt 1	Programmable interrupt 1	Pull-down is disabled if bit PD_DIS_INT1 = 1 in I3C_BUS_AVB register.	Pull-down is disabled if bit PD_DIS_INT1 = 1 in I3C_BUS_AVB register.	Pull-down is disabled if bit PD_DIS_INT1 = 1 in I3C_BUS_AVB register.
5	Vdd_IO	Power supply for I/O pins	Power supply for I/O pins	Power supply for I/O pins			
6	GND	0 V supply	0 V supply	0 V supply			
7	GND	0 V supply	0 V supply	0 V supply			
8	Vdd	Power supply	Power supply	Power supply			
9	INT2	Programmable interrupt 2 (INT2) / Data enabled (DEN)	Programmable interrupt 2 (INT2) / Data enabled (DEN) / I ² C master external synchronization signal (MDRDY)	Programmable interrupt 2 (INT2) / Data enabled (DEN)	Default: output forced to ground.	Default: output forced to ground.	Default: output forced to ground.
					Default: input with pull-up.	Default: input with pull-up.	Input without pull-up.
10	OCS_Aux	Connect to VDDIO or leave unconnected	Connect to VDDIO or leave unconnected	Auxiliary SPI 3/4-wire interface enable	Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL register.	Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL register.	(regardless of the value of bit OIS_PU_DIS in PIN_CTRL register)
11	SDO_Aux	Connect to VDDIO or leave unconnected	Connect to VDDIO or leave unconnected	Auxiliary SPI 3-wire interface: leave unconnected Auxiliary SPI 4-wire interface: serial data output (SDO_Aux)	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL register.	Default: input with pull-up. Pull-up is disabled if bit OIS_PU_DIS = 1 in PIN_CTRL register.	Default: input without pull-up. Pull-up is enabled if bit SIM_OIS = 1 (Aux_SPI 3-wire) in SPI2_CTRL1_OIS register and bit OIS_PU_DIS = 0 in PIN_CTRL register.
12	CS	I²C and MIPI I3CSM/SPI mode selection (1:SPI idle mode / I²C and MIPI I3CSM communication enabled; 0: SPI communication mode / I²C and MIPI I3CSM communication mode / I²C and MIPI I3CSM disabled) I²C and MIPI I3CSM/SPI mode selection (1:SPI idle mode / I²C and MIPI I3CSM communication mode / I²C and MIPI I3CSM disabled)		I ² C and MIPI I3C SM /SPI mode selection (1:SPI idle mode / I ² C and MIPI I3C SM communication enabled; 0: SPI communication mode / I ² C and MIPI I3C SM disabled)	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C register and bit I3C_disable = 1 in CTRL9_XL register.	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C register and bit I3C_disable = 1 in CTRL9_XL register.	Default: input with pull-up. Pull-up is disabled if bit I2C_disable = 1 in CTRL4_C register and bit I3C_disable = 1 in CTRL9_XL register.

Pin#	Name	Mode 1 function ⁽¹⁾	Mode 2 function ⁽¹⁾	Mode 3/4 function ⁽¹⁾	Pin status Mode 1	Pin status Mode 2	Pin status Mode 3/4
13	SCL	I ² C/MIPI I3C SM serial clock (SCL) / SPI serial port clock (SPC)	l ² C/MIPI I3C SM serial clock (SCL) / SPI serial port clock (SPC)	I ² C/MIPI I3C SM serial clock (SCL) / SPI serial port clock (SPC)	Default: input without pull-up.	Default: input without pull-up.	Default: input without pull-up.
14	SDA	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	I ² C/MIPI I3C SM serial data (SDA) / SPI serial data input (SDI) / 3-wire interface serial data output (SDO)	Default: input without pull-up.	Default: input without pull-up.	Default: input without pull-up.

1. Refer to Section 3.7 Connection modes

Internal pull-up value is from 30 k Ω to 50 k Ω , depending on VDDIO.



Registers 2



All the registers given in the following table are accessible from the primary SPI/I²C/MIPI I3CSM interface only.

Table 2. Registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FUNC_CFG_ACCESS	01h	FUNC_CFG _ACCESS	SHUB_REG _ACCESS	0	0	0	0	0	OIS_CTRL _FROM_UI
PIN_CTRL	02h	OIS_PU_DIS	SDO_PU_EN	1	1	1	1	1	1
S4S_TPH_L	04h	TPH_H_SEL	TPH_L_6	TPH_L_5	TPH_L_4	TPH_L_3	TPH_L_2	TPH_L_1	TPH_L_0
S4S_TPH_H	05h	TPH_H_7	TPH_H_6	TPH_H_5	TPH_H_4	TPH_H_3	TPH_H_2	TPH_H_1	TPH_H_0
S4S_RR	06h	0	0	0	0	0	0	RR_1	RR_0
FIFO_CTRL1	07h	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
FIFO_CTRL2	08h	STOP_ON_WTM	FIFO_COMPR_ RT_RN	0	ODRCHG_EN	0	UNCOPTR_RATE_1	UNCOPTR_RATE_0	WTM8
FIFO_CTRL3	09h	BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0
FIFO_CTRL4	0Ah	DEC_TS_BATCH_1	DEC_TS_BATCH_0	ODR_T_BATCH_1	ODR_T_BATCH_0	0	FIFO_MODE2	FIFO_MODE1	FIFO_MODE0
COUNTER_BDR_REG1	0Bh	dataready_ pulsed	RST_COUNTER _BDR	TRIG_COUNTER _BDR	0	0	CNT_BDR_TH_10	CNT_BDR_TH_9	CNT_BDR_TH_8
COUNTER_BDR_REG2	0Ch	CNT_BDR_TH_7	CNT_BDR_TH_6	CNT_BDR_TH_5	CNT_BDR_TH_4	CNT_BDR_TH_3	CNT_BDR_TH_2	CNT_BDR_TH_1	CNT_BDR_TH_0
INT1_CTRL	0Dh	DEN_DRDY_flag	INT1_CNT_BDR	INT1_FIFO_FULL	INT1_FIFO_OVR	INT1_FIFO_TH	INT1_BOOT	INT1_DRDY _G	INT1_DRDY _XL
INT2_CTRL	0Eh	0	INT2_CNT_BDR	INT2_FIFO_FULL	INT2_FIFO_OVR	INT2_FIFO_TH	INT2_DRDY_TEMP	INT2_DRDY _G	INT2_DRDY _XL
WHO_AM_I	0Fh	0	1	1	0	1	1	0	0
CTRL1_XL	10h	ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	FS1_XL	FS0_XL	LPF2_XL_EN	0
CTRL2_G	11h	ODR_G3	ODR_G2	ODR_G1	ODR_G0	FS1_G	FS0_G	FS_125	0
CTRL3_C	12h	BOOT	BDU	H_LACTIVE	PP_OD	SIM	IF_INC	0	SW_RESET
CTRL4_C	13h	0	SLEEP_G	INT2_on_INT1	0	DRDY_MASK	I2C_disable	LPF1_SEL _G	0
CTRL5_C	14h	XL_ULP_EN	ROUNDING1	ROUNDING0	ROUNDING _STATUS	ST1_G	ST0_G	ST1_XL	ST0_XL
CTRL6_C	15h	TRIG_EN	LVL1_EN	LVL2_EN	XL_HM_MODE	USR_OFF_W	FTYPE_2	FTYPE_1	FTYPE_0
CTRL7_G	16h	G_HM_MODE	HP_G_EN	HPM1_G	HPM0_G	0	OIS_ON_EN	USR_OFF_ ON_OUT	OIS_ON
CTRL8_XL	17h	HPCF_XL2	HPCF_XL1	HPCF_XL0	HP_REF _MODE_XL	FASTSETTL _MODE_XL	HP_SLOPE_XL_EN	XL_FS_MODE	LOW_PASS _ON_6D
CTRL9_XL	18h	DEN_X	DEN_Y	DEN_Z	DEN_XL_G	DEN_XL_EN	DEN_LH	I3C_disable	0
CTRL10_C	19h	0	0	TIMESTAMP_EN	0	0	0	0	0
ALL_INT_SRC	1Ah	TIMESTAMP _ENDCOUNT	0	SLEEP_ CHANGE_IA	D6D_IA	DOUBLE_TAP	SINGLE_TAP	WU_IA	FF_IA

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
UI_OUTY_L_G_OIS	4Ch	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTY_H_G_OIS	4Dh	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTZ_L_G_OIS	4Eh	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTZ_H_G_OIS	4Fh	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTX_L_A_OIS	50h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTX_H_A_OIS	51h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTY_L_A_OIS	52h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTY_H_A_OIS	53h	D15	D14	D13	D12	D11	D10	D9	D8
UI_OUTZ_L_A_OIS	54h	D7	D6	D5	D4	D3	D2	D1	D0
UI_OUTZ_H_A_OIS	55h	D15	D14	D13	D12	D11	D10	D9	D8
TAP_CFG0	56h	0	INT_CLR_ ON_READ	SLEEP_STATUS _ON_INT	SLOPE_FDS	TAP_X_EN	TAP_Y_EN	TAP_Z_EN	LIR
TAP_CFG1	57h	TAP_PRIORITY_2	TAP_PRIORITY_1	TAP_PRIORITY_0	TAP_THS_X_4	TAP_THS_X_3	TAP_THS_X_2	TAP_THS_X_1	TAP_THS_X_0
TAP_CFG2	58h	INTERRRUPTS _ENABLE	INACT_EN1	INACT_EN0	TAP_THS_Y_4	TAP_THS_Y_3	TAP_THS_Y_2	TAP_THS_Y_1	TAP_THS_Y_0
TAP_THS_6D	59h	D4D_EN	SIXD_THS1	SIXD_THS0	TAP_THS_Z_4	TAP_THS_Z_3	TAP_THS_Z_2	TAP_THS_Z_1	TAP_THS_Z_0
INT_DUR2	5Ah	DUR3	DUR2	DUR1	DUR0	QUIET1	QUIET0	SHOCK1	SHOCK0
WAKE_UP_THS	5Bh	SINGLE_ DOUBLE_TAP	USR_OFF_ON_WU	WK_THS5	WK_THS4	WK_THS3	WK_THS2	WK_THS1	WK_THS0
WAKE_UP_DUR	5Ch	FF_DUR5	WAKE_DUR1	WAKE_DUR0	WAKE_THS_W	SLEEP_DUR3	SLEEP_DUR2	SLEEP_DUR1	SLEEP_DUR0
FREE_FALL	5Dh	FF_DUR4	FF_DUR3	FF_DUR2	FF_DUR1	FF_DUR0	FF_THS2	FF_THS1	FF_THS0
MD1_CFG	5Eh	INT1_SLEEP _CHANGE	INT1_ SINGLE_TAP	INT1_WU	INT1_FF	INT1_ DOUBLE_TAP	INT1_6D	INT1_EMB_FUNC	INT1_SHUB
MD2_CFG	5Fh	INT2_SLEEP _CHANGE	INT2_ SINGLE_TAP	INT2_WU	INT2_FF	INT2_ DOUBLE_TAP	INT2_6D	INT2_EMB_FUNC	INT2_TIMESTAMP
S4S_ST_CMD_CODE	60h	ST_CMD_ CODE7	ST_CMD_CODE6	ST_CMD_ CODE5	ST_CMD_ CODE4	ST_CMD_ CODE3	ST_CMD_ CODE2	ST_CMD_CODE1	ST_CMD_CODE0
S4S_DT_REG	61h	DT7	DT6	DT5	DT4	DT3	DT2	DT1	DT0
I3C_BUS_AVB	62h	0	0	0	I3C_Bus_ Avb_Sel1	I3C_Bus_ Avb_Sel0	0	0	PD_DIS_INT1
INTERNAL_FREQ_FINE	63h	FREQ_FINE7	FREQ_FINE6	FREQ_FINE5	FREQ_FINE4	FREQ_FINE3	FREQ_FINE2	FREQ_FINE1	FREQ_FINE0
UI_INT_OIS	6Fh	INT2_DRDY_OIS	LVL2_OIS	DEN_LH_OIS	0	SPI2_ READ_EN	0	0	0
UI_CTRL1_OIS	70h	0	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_OIS	FS0_G_OIS	FS_125_OIS	OIS_EN_SPI2
UI_CTRL2_OIS	71h	-	-	HPM1_OIS	HPM0_OIS	0	FTYPE_1_OIS	FTYPE_0_OIS	HP_EN_OIS
UI_CTRL3_OIS	72h	FS1_XL_OIS	FS0_XL_OIS	FILTER_XL_ CONF_OIS_2	FILTER_XL_ CONF_OIS_1	FILTER_XL_ CONF_OIS_0	0	0	ST_OIS_ CLAMPDIS
X_OFS_USR	73h	X_OFS_USR_7	X_OFS_USR_6	X_OFS_USR_5	X_OFS_USR_4	X_OFS_USR_3	X_OFS_USR_2	X_OFS_USR_1	X_OFS_USR_0
Y_OFS_USR	74h	Y_OFS_USR_7	Y_OFS_USR_6	Y_OFS_USR_5	Y_OFS_USR_4	Y_OFS_USR_3	Y_OFS_USR_2	Y_OFS_USR_1	Y_OFS_USR_0
Z_OFS_USR	75h	Z_OFS_USR_7	Z_OFS_USR_6	Z_OFS_USR_5	Z_OFS_USR_4	Z_OFS_USR_3	Z_OFS_USR_2	Z_OFS_USR_1	Z_OFS_USR_0

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FIFO_DATA_OUT_TAG	78h	TAG_SENSOR_4	TAG_SENSOR_3	TAG_SENSOR_2	TAG_SENSOR_1	TAG_SENSOR_0	TAG_CNT_1	TAG_CNT_0	TAG_PARITY
FIFO_DATA_OUT_X_L	79h	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_X_H	7Ah	D15	D14	D13	D12	D11	D10	D9	D8
FIFO_DATA_OUT_Y_L	7Bh	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_Y_H	7Ch	D15	D14	D13	D12	D11	D10	D9	D8
FIFO_DATA_OUT_Z_L	7Dh	D7	D6	D5	D4	D3	D2	D1	D0
FIFO_DATA_OUT_Z_H	7Eh	D15	D14	D13	D12	D11	D10	D9	D8

All the registers given in the following table are accessible from the Auxiliary SPI interface only.

Table 3. SPI registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SPI2_WHO_AM_I	0Fh	0	1	1	0	1	1	0	1
SPI2_STATUS_REG_OIS	1Eh	0	0	0	0	0	GYRO_SETTLING	GDA	XLDA
SPI2_OUT_TEMP_L	20h	Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0
SPI2_OUT_TEMP_H	21h	Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8
SPI2_OUTX_L_G_OIS	22h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTX_H_G_OIS	23h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTY_L_G_OIS	24h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTY_H_G_OIS	25h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTZ_L_G_OIS	26h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTZ_H_G_OIS	27h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTX_L_A_OIS	28h	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTX_H_A_OIS	29h	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTY_L_A_OIS	2Ah	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTY_H_A_OIS	2Bh	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_OUTZ_L_A_OIS	2Ch	D7	D6	D5	D4	D3	D2	D1	D0
SPI2_OUTZ_H_A_OIS	2Dh	D15	D14	D13	D12	D11	D10	D9	D8
SPI2_INT_OIS	6Fh	INT2_DRDY_OIS	LVL2_OIS	DEN_LH_OIS	-	-	0	ST1_XL_OIS	ST0_XL_OIS
SPI2_CTRL1_OIS	70h	0	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_OIS	FS0_G_OIS	FS_125_OIS	OIS_EN_SPI2
SPI2_CTRL2_OIS	71h	-	-	HPM1_OIS	HPM0_OIS	0	FTYPE_1_OIS	FTYPE_0_OIS	HP_EN_OIS
SPI2_CTRL3_OIS	72h	FS1_XL_OIS	FS0_XL_OIS	FILTER_XL_CONF_ OIS2	FILTER_XL_CONF_ OIS1	FILTER_XL_CONF_ OIS0	ST1_OIS	ST0_OIS	ST_OIS_ CLAMPDIS

2.1 **Embedded functions registers**



The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC_CFG_ACCESS is set to 1 in FUNC_CFG_ACCESS register.

Table 4. Embedded functions registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PAGE_SEL	02h	PAGE_SEL3	PAGE_SEL2	PAGE_SEL1	PAGE_SEL0	0	0	0	1
EMB_FUNC_EN_A	04h	0	0	SIGN_MOTION_EN	TILT_EN	PEDO_EN	0	0	0
EMB_FUNC_EN_B	05h	0	0	0	MLC_EN	FIFO_COMPR_EN	0	0	FSM_EN
PAGE_ADDRESS	08h	PAGE_ADDR7	PAGE_ADDR6	PAGE_ADDR5	PAGE_ADDR4	PAGE_ADDR3	PAGE_ADDR2	PAGE_ADDR1	PAGE_ADDR0
PAGE_VALUE	09h	PAGE_VALUE7	PAGE_VALUE6	PAGE_VALUE5	PAGE_VALUE4	PAGE_VALUE3	PAGE_VALUE2	PAGE_VALUE1	PAGE_VALUE0
EMB_FUNC_INT1	0Ah	INT1_FSM_LC	0	INT1_SIG_MOT	INT1_TILT	INT1_STEP_ DETECTOR	0	0	0
FSM_INT1_A	0Bh	INT1_FSM8	INT1_FSM7	INT1_FSM6	INT1_FSM5	INT1_FSM4	INT1_FSM3	INT1_FSM2	INT1_FSM1
FSM_INT1_B	0Ch	INT1_FSM16	INT1_FSM15	INT1_FSM14	INT1_FSM13	INT1_FSM12	INT1_FSM11	INT1_FSM10	INT1_FSM9
MLC_INT1	0Dh	INT1_MLC8	INT1_MLC7	INT1_MLC6	INT1_MLC5	INT1_MLC4	INT1_MLC3	INT1_MLC2	INT1_MLC1
EMB_FUNC_INT2	0Eh	INT2_FSM_LC	0	INT2_SIG_MOT	INT2_TILT	INT2_STEP_ DETECTOR	0	0	0
FSM_INT2_A	0Fh	INT2_FSM8	INT2_FSM7	INT2_FSM6	INT2_FSM5	INT2_FSM4	INT2_FSM3	INT2_FSM2	INT2_FSM1
FSM_INT2_B	10h	INT2_FSM16	INT2_FSM15	INT2_FSM14	INT2_FSM13	INT2_FSM12	INT2_FSM11	INT2_FSM10	INT2_FSM9
MLC_INT2	11h	INT2_MLC8	INT2_MLC7	INT2_MLC6	INT2_MLC5	INT2_MLC4	INT2_MLC3	INT2_MLC2	INT2_MLC1
EMB_FUNC_STATUS	12h	IS_FSM_LC	0	IS_SIGMOT	IS_TILT	IS_STEP_DET	0	0	0
FSM_STATUS_A	13h	IS_FSM8	IS_FSM7	IS_FSM6	IS_FSM5	IS_FSM4	IS_FSM3	IS_FSM2	IS_FSM1
FSM_STATUS_B	14h	IS_FSM16	IS_FSM15	IS_FSM14	IS_FSM13	IS_FSM12	IS_FSM11	IS_FSM10	IS_FSM9
MLC_STATUS	15h	IS_MLC8	IS_MLC7	IS_MLC6	IS_MLC5	IS_MLC4	IS_MLC3	IS_MLC2	IS_MLC1
PAGE_RW	17h	EMB_FUNC_LIR	PAGE_WRITE	PAGE_READ	0	0	0	0	0
EMB_FUNC_FIFO_CFG	44h	0	PEDO_FIFO_EN	0	0	0	0	0	0
FSM_ENABLE_A	46h	FSM8_EN	FSM7_EN	FSM6_EN	FSM5_EN	FSM4_EN	FSM3_EN	FSM2_EN	FSM1_EN
FSM_ENABLE_B	47h	FSM16_EN	FSM15_EN	FSM14_EN	FSM13_EN	FSM12_EN	FSM11_EN	FSM10_EN	FSM9_EN
FSM_LONG_COUNTER_L	48h	FSM_LC_7	FSM_LC_6	FSM_LC_5	FSM_LC_4	FSM_LC_3	FSM_LC_2	FSM_LC_1	FSM_LC_0
FSM_LONG_COUNTER_H	49h	FSM_LC_15	FSM_LC_14	FSM_LC_13	FSM_LC_12	FSM_LC_11	FSM_LC_10	FSM_LC_9	FSM_LC_8
FSM_LONG_ COUNTER_CLEAR	4Ah	0	0	0	0	0	0	FSM_LC_ CLEARED	FSM_LC_ CLEAR
FSM_OUTS1	4Ch	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS2	4Dh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS3	4Eh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V

7

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSM_OUTS4	4Fh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS5	50h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS6	51h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS7	52h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS8	53h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS9	54h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS10	55h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS11	56h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS12	57h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS13	58h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS14	59h	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS15	5Ah	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
FSM_OUTS16	5Bh	P_X	N_X	P_Y	N_Y	P_Z	N_Z	P_V	N_V
EMB_FUNC_ODR _CFG_B	5Fh	0	1	0	FSM_ODR1	FSM_ODR0	0	1	1
EMB_FUNC_ODR _CFG_C	60h	0	0	MLC_ODR1	MLC_ODR0	0	1	0	1
STEP_COUNTER_L	62h	STEP_7	STEP_6	STEP_5	STEP_4	STEP_3	STEP_2	STEP_1	STEP_0
STEP_COUNTER_H	63h	STEP_15	STEP_14	STEP_13	STEP_12	STEP_11	STEP_10	STEP_9	STEP_8
EMB_FUNC_SRC	64h	PEDO_RST_STEP	0	STEP_DETECTED	STEP_COUNT_ DELTA_IA	STEP_OVERFLOW	STEPCOUNTER _BIT_SET	0	0
EMB_FUNC_INIT_A	66h	0	0	SIG_MOT_INIT	TILT_INIT	STEP_DET_INIT	0	0	0
EMB_FUNC_INIT_B	67h	0	0	0	MLC_INIT	FIFO_COMPR _INIT	0	0	FSM_INIT
MLC0_SRC	70h	MLC0_SRC_7	MLC0_SRC_6	MLC0_SRC_5	MLC0_SRC_4	MLC0_SRC_3	MLC0_SRC_2	MLC0_SRC_1	MLC0_SRC_0
MLC1_SRC	71h	MLC1_SRC_7	MLC1_SRC_6	MLC1_SRC_5	MLC1_SRC_4	MLC1_SRC_3	MLC1_SRC_2	MLC1_SRC_1	MLC1_SRC_0
MLC2_SRC	72h	MLC2_SRC_7	MLC2_SRC_6	MLC2_SRC_5	MLC2_SRC_4	MLC2_SRC_3	MLC2_SRC_2	MLC2_SRC_1	MLC2_SRC_0
MLC3_SRC	73h	MLC3_SRC_7	MLC3_SRC_6	MLC3_SRC_5	MLC3_SRC_4	MLC3_SRC_3	MLC3_SRC_2	MLC3_SRC_1	MLC3_SRC_0
MLC4_SRC	74h	MLC4_SRC_7	MLC4_SRC_6	MLC4_SRC_5	MLC4_SRC_4	MLC4_SRC_3	MLC4_SRC_2	MLC4_SRC_1	ML40_SRC_0
MLC5_SRC	75h	MLC5_SRC_7	MLC5_SRC_6	MLC5_SRC_5	MLC5_SRC_4	MLC5_SRC_3	MLC5_SRC_2	MLC5_SRC_1	MLC5_SRC_0
MLC6_SRC	76h	MLC6_SRC_7	MLC6_SRC_6	MLC6_SRC_5	MLC6_SRC_4	MLC6_SRC_3	MLC6_SRC_2	MLC6_SRC_1	MLC6_SRC_0
MLC7_SRC	77h	MLC7_SRC_7	MLC7_SRC_6	MLC7_SRC_5	MLC7_SRC_4	MLC7_SRC_3	MLC7_SRC_2	MLC7_SRC_1	MLC7_SRC_0

AN5272 Embedded advanced features pages

2.2 Embedded advanced features pages

The table given below provides a list of the registers for the embedded advanced features page 0. These registers are accessible when PAGE_SEL[3:0] are set to 0000b in the PAGE_SEL register.

Table 5. Embedded advanced features registers - page 0

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
MAG_SENSITIVITY_L	BAh	MAG_SENS7	MAG_SENS6	MAG_SENS5	MAG_SENS4	MAG_SENS3	MAG_SENS2	MAG_SENS1	MAG_SENS0
MAG_SENSITIVITY_H	BBh	MAG_SENS15	MAG_SENS14	MAG_SENS13	MAG_SENS12	MAG_SENS11	MAG_SENS10	MAG_SENS9	MAG_SENS8
MAG_OFFX_L	C0h	MAG_OFFX_7	MAG_OFFX_6	MAG_OFFX_5	MAG_OFFX_4	MAG_OFFX_3	MAG_OFFX_2	MAG_OFFX_1	MAG_OFFX_0
MAG_OFFX_H	C1h	MAG_OFFX_15	MAG_OFFX_14	MAG_OFFX_13	MAG_OFFX_12	MAG_OFFX_11	MAG_OFFX_10	MAG_OFFX_9	MAG_OFFX_8
MAG_OFFY_L	C2h	MAG_OFFY_7	MAG_OFFY_6	MAG_OFFY_5	MAG_OFFY_4	MAG_OFFY_3	MAG_OFFY_2	MAG_OFFY_1	MAG_OFFY_0
MAG_OFFY_H	C3h	MAG_OFFY_15	MAG_OFFY_14	MAG_OFFY_13	MAG_OFFY_12	MAG_OFFY_11	MAG_OFFY_10	MAG_OFFY_9	MAG_OFFY_8
MAG_OFFZ_L	C4h	MAG_OFFZ_7	MAG_OFFZ_6	MAG_OFFZ_5	MAG_OFFZ_4	MAG_OFFZ_3	MAG_OFFZ_2	MAG_OFFZ_1	MAG_OFFZ_0
MAG_OFFZ_H	C5h	MAG_OFFZ_15	MAG_OFFZ_14	MAG_OFFZ_13	MAG_OFFZ_12	MAG_OFFZ_11	MAG_OFFZ_10	MAG_OFFZ_9	MAG_OFFZ_8
MAG_SI_XX_L	C6h	MAG_SI_XX_7	MAG_SI_XX_6	MAG_SI_XX_5	MAG_SI_XX_4	MAG_SI_XX_3	MAG_SI_XX_2	MAG_SI_XX_1	MAG_SI_XX_0
MAG_SI_XX_H	C7h	MAG_SI_XX_15	MAG_SI_XX_14	MAG_SI_XX_13	MAG_SI_XX_12	MAG_SI_XX_11	MAG_SI_XX_10	MAG_SI_XX_9	MAG_SI_XX_8
MAG_SI_XY_L	C8h	MAG_SI_XY_7	MAG_SI_XY_6	MAG_SI_XY_5	MAG_SI_XY_4	MAG_SI_XY_3	MAG_SI_XY_2	MAG_SI_XY_1	MAG_SI_XY_0
MAG_SI_XY_H	C9h	MAG_SI_XY_15	MAG_SI_XY_14	MAG_SI_XY_13	MAG_SI_XY_12	MAG_SI_XY_11	MAG_SI_XY_10	MAG_SI_XY_9	MAG_SI_XY_8
MAG_SI_XZ_L	CAh	MAG_SI_XZ_7	MAG_SI_XZ_6	MAG_SI_XZ_5	MAG_SI_XZ_4	MAG_SI_XZ_3	MAG_SI_XZ_2	MAG_SI_XZ_1	MAG_SI_XZ_0
MAG_SI_XZ_H	CBh	MAG_SI_XZ_15	MAG_SI_XZ_14	MAG_SI_XZ_13	MAG_SI_XZ_12	MAG_SI_XZ_11	MAG_SI_XZ_10	MAG_SI_XZ_9	MAG_SI_XZ_8
MAG_SI_YY_L	CCh	MAG_SI_YY_7	MAG_SI_YY_6	MAG_SI_YY_5	MAG_SI_YY_4	MAG_SI_YY_3	MAG_SI_YY_2	MAG_SI_YY_1	MAG_SI_YY_0
MAG_SI_YY_H	CDh	MAG_SI_YY_15	MAG_SI_YY_14	MAG_SI_YY_13	MAG_SI_YY_12	MAG_SI_YY_11	MAG_SI_YY_10	MAG_SI_YY_9	MAG_SI_YY_8
MAG_SI_YZ_L	CEh	MAG_SI_YZ_7	MAG_SI_YZ_6	MAG_SI_YZ_5	MAG_SI_YZ_4	MAG_SI_YZ_3	MAG_SI_YZ_2	MAG_SI_YZ_1	MAG_SI_YZ_0
MAG_SI_YZ_H	CFh	MAG_SI_YZ_15	MAG_SI_YZ_14	MAG_SI_YZ_13	MAG_SI_YZ_12	MAG_SI_YZ_11	MAG_SI_YZ_10	MAG_SI_YZ_9	MAG_SI_YZ_8
MAG_SI_ZZ_L	D0h	MAG_SI_ZZ_7	MAG_SI_ZZ_6	MAG_SI_ZZ_5	MAG_SI_ZZ_4	MAG_SI_ZZ_3	MAG_SI_ZZ_2	MAG_SI_ZZ_1	MAG_SI_ZZ_0
MAG_SI_ZZ_H	D1h	MAG_SI_ZZ_15	MAG_SI_ZZ_14	MAG_SI_ZZ_13	MAG_SI_ZZ_12	MAG_SI_ZZ_11	MAG_SI_ZZ_10	MAG_SI_ZZ_9	MAG_SI_ZZ_8
MAG_CFG_A	D4h	0	MAG_Y_AXIS2	MAG_Y_AXIS1	MAG_Y_AXIS0	0	MAG_Z_AXIS2	MAG_Z_AXIS1	MAG_Z_AXIS0
MAG_CFG_B	D5h	0	0	0	0	0	MAG_X_AXIS2	MAG_X_AXIS1	MAG_X_AXIS0

The following table provides a list of the registers for the embedded advanced features page 1. These registers are accessible when PAGE_SEL[3:0] are set to 0001b in the PAGE_SEL register.



Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSM_LC_TIMEOUT_L	7Ah	FSM_LC_ TIMEOUT7	FSM_LC_ TIMEOUT6	FSM_LC_ TIMEOUT5	FSM_LC_ TIMEOUT4	FSM_LC_ TIMEOUT3	FSM_LC_ TIMEOUT2	FSM_LC_ TIMEOUT1	FSM_LC_ TIMEOUT0
FSM_LC_TIMEOUT_H	7Bh	FSM_LC_ TIMEOUT15	FSM_LC_ TIMEOUT14	FSM_LC_ TIMEOUT13	FSM_LC_ TIMEOUT12	FSM_LC_ TIMEOUT11	FSM_LC_ TIMEOUT10	FSM_LC_ TIMEOUT9	FSM_LC_ TIMEOUT8
FSM_PROGRAMS	7Ch	FSM_N_PROG7	FSM_N_PROG6	FSM_N_PROG5	FSM_N_PROG4	FSM_N_PROG3	FSM_N_PROG2	FSM_N_PROG1	FSM_N_PROG0
FSM_START_ADD_L	7Eh	FSM_START7	FSM_START6	FSM_START5	FSM_START4	FSM_START3	FSM_START2	FSM_START1	FSM_START0
FSM_START_ADD_H	7Fh	FSM_START15	FSM_START714	FSM_START13	FSM_START12	FSM_START11	FSM_START10	FSM_START9	FSM_START8
PEDO_CMD_REG	83h	0	0	0	0	CARRY_ COUNT_EN	FP_ REJECTION_EN	0	AD_DET_EN
PEDO_DEB_ STEPS_CONF	84h	DEB_STEP7	DEB_STEP6	DEB_STEP5	DEB_STEP4	DEB_STEP3	DEB_STEP2	DEB_STEP1	DEB_STEP0
PEDO_SC_DELTAT_L	D0h	PD_SC_7	PD_SC_6	PD_SC_5	PD_SC_4	PD_SC_3	PD_SC_2	PD_SC_1	PD_SC_0
PEDO_SC_DELTAT_H	D1h	PD_SC_15	PD_SC_14	PD_SC_13	PD_SC_12	PD_SC_11	PD_SC_10	PD_SC_9	PD_SC_8
MLC_MAG_ SENSITIVITY_L	E8h	MLC_MAG_S_7	MLC_MAG_S_6	MLC_MAG_S_5	MLC_MAG_S_4	MLC_MAG_S_3	MLC_MAG_S_2	MLC_MAG_S_1	MLC_MAG_S_0
MLC_MAG_ SENSITIVITY_H	E9h	MLC_MAG_S_15	MLC_MAG_S_14	MLC_MAG_S_13	MLC_MAG_S_12	MLC_MAG_S_11	MLC_MAG_S_10	MLC_MAG_S_9	MLC_MAG_S_8



The table given below provides a list of the registers for the sensor hub functions available in the device and the corresponding addresses. The sensor hub registers are accessible when bit SHUB_REG_ACCESS is set to 1 in the FUNC_CFG_ACCESS register.

Table 7. Sensor hub registers

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SENSOR_HUB_1	02h	SensorHub1_7	SensorHub1_6	SensorHub1_5	SensorHub1_4	SensorHub1_3	SensorHub1_2	SensorHub1_1	SensorHub1_0
SENSOR_HUB_2	03h	SensorHub2_7	SensorHub2_6	SensorHub2_5	SensorHub2_4	SensorHub2_3	SensorHub2_2	SensorHub2_1	SensorHub2_0
SENSOR_HUB_3	04h	SensorHub3_7	SensorHub3_6	SensorHub3_5	SensorHub3_4	SensorHub3_3	SensorHub3_2	SensorHub3_1	SensorHub3_0
SENSOR_HUB_4	05h	SensorHub4_7	SensorHub4_6	SensorHub4_5	SensorHub4_4	SensorHub4_3	SensorHub4_2	SensorHub4_1	SensorHub4_0
SENSOR_HUB_5	06h	SensorHub5_7	SensorHub5_6	SensorHub5_5	SensorHub5_4	SensorHub5_3	SensorHub5_2	SensorHub5_1	SensorHub5_0
SENSOR_HUB_6	07h	SensorHub6_7	SensorHub6_6	SensorHub6_5	SensorHub6_4	SensorHub6_3	SensorHub6_2	SensorHub6_1	SensorHub6_0
SENSOR_HUB_7	08h	SensorHub7_7	SensorHub7_6	SensorHub7_5	SensorHub7_4	SensorHub7_3	SensorHub7_2	SensorHub7_1	SensorHub7_0
SENSOR_HUB_8	09h	SensorHub8_7	SensorHub8_6	SensorHub8_5	SensorHub8_4	SensorHub8_3	SensorHub8_2	SensorHub8_1	SensorHub8_0
SENSOR_HUB_9	0Ah	SensorHub9_7	SensorHub9_6	SensorHub9_5	SensorHub9_4	SensorHub9_3	SensorHub9_2	SensorHub9_1	SensorHub9_0
SENSOR_HUB_10	0Bh	SensorHub10_7	SensorHub10_6	SensorHub10_5	SensorHub10_4	SensorHub10_3	SensorHub10_2	SensorHub10_1	SensorHub10_0
SENSOR_HUB_11	0Ch	SensorHub11_7	SensorHub11_6	SensorHub11_5	SensorHub11_4	SensorHub11_3	SensorHub11_2	SensorHub11_1	SensorHub11_0
SENSOR_HUB_12	0Dh	SensorHub12_7	SensorHub12_6	SensorHub12_5	SensorHub12_4	SensorHub12_3	SensorHub12_2	SensorHub12_1	SensorHub12_0
SENSOR_HUB_13	0Eh	SensorHub13_7	SensorHub13_6	SensorHub13_5	SensorHub13_4	SensorHub13_3	SensorHub13_2	SensorHub13_1	SensorHub13_0
SENSOR_HUB_14	0Fh	SensorHub14_7	SensorHub14_6	SensorHub14_5	SensorHub14_4	SensorHub14_3	SensorHub14_2	SensorHub14_1	SensorHub14_0
SENSOR_HUB_15	10h	SensorHub15_7	SensorHub15_6	SensorHub15_5	SensorHub15_4	SensorHub15_3	SensorHub15_2	SensorHub15_1	SensorHub15_0
SENSOR_HUB_16	11h	SensorHub16_7	SensorHub16_6	SensorHub16_5	SensorHub16_4	SensorHub16_3	SensorHub16_2	SensorHub16_1	SensorHub16_0
SENSOR_HUB_17	12h	SensorHub17_7	SensorHub17_6	SensorHub17_5	SensorHub17_4	SensorHub17_3	SensorHub17_2	SensorHub17_1	SensorHub17_0
SENSOR_HUB_18	13h	SensorHub18_7	SensorHub18_6	SensorHub18_5	SensorHub18_4	SensorHub18_3	SensorHub18_2	SensorHub18_1	SensorHub18_0
MASTER_CONFIG	14h	RST_MASTER _REGS	WRITE_ONCE	START_CONFIG	PASS_ THROUGH_MODE	SHUB_PU_EN	MASTER_ON	AUX_SENS_ON1	AUX_SENS_ON0
SLV0_ADD	15h	slave0_add6	slave0_add5	slave0_add4	slave0_add3	slave0_add2	slave0_add1	slave0_add0	rw_0
SLV0_SUBADD	16h	slave0_reg7	slave0_reg6	slave0_reg5	slave0_reg4	slave0_reg3	slave0_reg2	slave0_reg1	slave0_reg0
SLAVE0_CONFIG	17h	SHUB_ODR1	SHUB_ODR0	0	0	BATCH_EXT _SENS_0_EN	Slave0_numop2	Slave0_numop1	Slave0_numop0
SLV1_ADD	18h	slave1_add6	slave1_add5	slave1_add4	slave1_add3	slave1_add2	slave1_add1	slave1_add0	r_1
SLV1_SUBADD	19h	slave1_reg7	slave1_reg6	slave1_reg5	slave1_reg4	slave1_reg3	slave1_reg2	slave1_reg1	slave1_reg0
SLAVE1_CONFIG	1Ah	0	0	0	0	BATCH_EXT _SENS_1_EN	Slave1_numop2	Slave1_numop1	Slave1_numop0
SLV2_ADD	1Bh	slave2_add6	slave1_add5	slave1_add4	slave1_add3	slave1_add2	slave1_add1	slave1_add0	r_2
SLV2_SUBADD	1Ch	slave2_reg7	slave2_reg6	slave2_reg5	slave2_reg4	slave2_reg3	slave2_reg2	slave2_reg1	slave2_reg0

Register name	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SLAVE2_CONFIG	1Dh	0	0	0	0	BATCH_EXT _SENS_2_EN	Slave2_numop2	Slave2_numop1	Slave2_numop0
SLV3_ADD	1Eh	slave3_add6	slave3_add5	slave3_add4	slave3_add3	slave3_add2	slave3_add1	slave3_add0	r_3
SLV3_SUBADD	1Fh	slave3_reg7	slave3_reg6	slave3_reg5	slave3_reg4	slave3_reg3	slave3_reg2	slave3_reg1	slave3_reg0
SLAVE3_CONFIG	20h	0	0	0	0	BATCH_EXT _SENS_3_EN	Slave3_numop2	Slave3_numop1	Slave3_numop0
DATAWRITE_SLV0	21h	Slave0_dataw7	Slave0_dataw6	Slave0_dataw5	Slave0_dataw4	Slave0_dataw3	Slave0_dataw2	Slave0_dataw1	Slave0_dataw0
STATUS_MASTER	22h	WR_ONCE_DONE	SLAVE3_NACK	SLAVE2_NACK	SLAVE1_NACK	SLAVE0_NACK	0	0	SENS_HUB _ENDOP



3 Operating modes

The LSM6DSOX provides three possible operating configurations:

- only accelerometer active and gyroscope in Power-Down or Sleep mode;
- only gyroscope active and accelerometer in Power-Down;
- both accelerometer and gyroscope active with independent ODR.

The device offers a wide VDD voltage range from 1.71 V to 3.6 V and a VDDIO range from 1.62 V to 3.6 V. In order to avoid potential conflicts, during the power-on sequence it is recommended to set the lines connected to the device IO pins to high-impedance state on the host side. Furthermore, to guarantee proper power-off of the device it is recommended to maintain the duration of the VDD line to GND for at least 100 µs.

After the power supply is applied, the device performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in Power-Down mode.

The accelerometer and the gyroscope can be configured independently. The accelerometer can be configured in five different power modes: Power-Down, Ultra-Low-Power, Low-Power, Normal and High-Performance mode. The gyroscope can be configured in four different power modes: Power-Down, Low-Power, Normal and High-Performance mode. They are allowed to have different data rates without any limit. The gyroscope sensor can also be set to Sleep mode to reduce its power consumption.

When both the accelerometer and gyroscope are on, the accelerometer is synchronized with the gyroscope, and the data rates of the two sensors are integer multiples of each other.

Referring to the datasheet, the output data rate (ODR_XL) bits of CTRL1_XL register, the Ultra-Low-Power enable (XL_ULP_EN) bit of CTRL5_C register and the High-Performance disable (XL_HM_MODE) bit of CTRL6_C register are used to select the power mode and the output data rate of the accelerometer (Table 8. Accelerometer ODR and power mode selection).

Table 8. Accelerometer ODR and power mode selection

ODR_XL [3:0]	ODR [Hz] when XL_ULP_EN = 1 and XL_HM_MODE = 0 (gyroscope must be in Power-Down mode)	ODR [Hz] when XL_ULP_EN = 0 and XL_HM_MODE = 1	ODR [Hz] when XL_ULP_EN = 0 and XL_HM_MODE = 0
0000	Power-Down	Power-Down	Power-Down
1011	1.6 Hz (Ultra-Low-Power)	1.6 Hz (Low-Power)	12.5 Hz (High-Performance)
0001	12.5 Hz (Ultra-Low-Power)	12.5 Hz (Low-Power)	12.5 Hz (High-Performance)
0010	26 Hz (Ultra-Low-Power)	26 Hz (Low-Power)	26 Hz (High-Performance)
0011	52 Hz (Ultra-Low-Power)	52 Hz (Low-Power)	52 Hz (High Performance)
0100	104 Hz (Ultra-Low-Power)	104 Hz (Normal mode)	104 Hz (High-Performance)
0101	208 Hz (Ultra-Low-Power)	208 Hz (Normal mode)	208 Hz (High-Performance)
0110	Not available	417 Hz (High-Performance)	417 Hz (High-Performance)
0111	Not available	833 Hz (High-Performance)	833 Hz (High-Performance)
1000	Not available	1.66 kHz (High-Performance)	1.66 kHz (High-Performance)
1001	Not available	3.33 kHz (High-Performance)	3.33 kHz (High-Performance)
1010	Not available	6.66 kHz (High-Performance)	6.66 kHz (High-Performance)

Note: Ultra-Low-Power mode can be selected in accelerometer-only mode. The accelerometer must be set in Power-Down mode before enabling or disabling Ultra-Low-Power mode. The accelerometer cannot be configured in Ultra-Low-Power mode when using Mode 3 / 4 connection modes.

AN5272 - Rev 3 page 15/138



The output data rate (ODR_G) bits of the CTRL2_G register and the High-Performance disable (G_HM_MODE) bit of the CTRL7_G register are used to select the power mode and output data rate of the gyroscope sensor (Table 9. Gyroscope ODR and power mode selection).

Table 9. Gyroscope ODR and power mode selection

ODR_G [3:0]	ODR [Hz] when G_HM_MODE = 1	ODR [Hz] when G_HM_MODE = 0	
0000	Power-Down	Power-Down	
0001	12.5 Hz (Low-Power)	12.5 Hz (High-Performance)	
0010	26 Hz (Low-Power)	26 Hz (High-Performance)	
0011	52 Hz (Low-Power)	52 Hz (High-Performance)	
0100	104 Hz (Normal mode)	104 Hz (High-Performance)	
0101	208 Hz (Normal mode)	208 Hz (High-Performance)	
0110	417 Hz (High-Performance)	417 Hz (High-Performance)	
0111	833 Hz (High-Performance)	833 Hz (High-Performance)	
1000	1.66 kHz (High-Performance)	1.66 kHz (High-Performance)	
1001	3.33 kHz (High-Performance)	3.33 kHz (High-Performance)	
1010	6.66 kHz (High-Performance)	6.66 kHz (High-Performance)	

Table 10. Power consumption (typical) shows the typical values of power consumption for the different operating modes.

Table 10. Power consumption (typical)

ODR [Hz]	Accelerometer only (at Vdd = 1.8 V)	Gyroscope only (at Vdd = 1.8 V)	Combo [Acc + Gyro] (at Vdd = 1.8 V)
Power-Down	-	-	3 μΑ
Sleep	-	245 μΑ	-
1.6 Hz (Ultra-Low-Power)	4.4 μΑ	-	-
12.5 Hz (Ultra-Low-Power)	5.5 μA	-	-
26 Hz (Ultra-Low-Power)	7.0 µA	-	-
52 Hz (Ultra-Low-Power)	9.5 μΑ	-	-
104 Hz (Ultra-Low-Power)	14.5 μΑ	-	-
208 Hz (Ultra-Low-Power)	24.5 μΑ	-	-
1.6 Hz (Low-Power)	4.5 μΑ	-	-
12.5 Hz (Low-Power)	9.0 μΑ	255 μΑ	265 μΑ
26 Hz (Low-Power)	15 μΑ	265 μΑ	280 μΑ
52 Hz (Low-Power)	26 μΑ	280 μΑ	300 μΑ
104 Hz (Normal)	45 μA	310 μΑ	350 μΑ
208 Hz (Normal)	85 μΑ	375 μΑ	430 μΑ
12.5 Hz (High-Perf.)	170 μΑ	450 μΑ	550 μΑ
26 Hz (High-Perf.)	170 μΑ	450 μΑ	550 μA

AN5272 - Rev 3 page 16/138



ODR [Hz]	Accelerometer only (at Vdd = 1.8 V)	Gyroscope only (at Vdd = 1.8 V)	Combo [Acc + Gyro] (at Vdd = 1.8 V)
52 Hz (High-Perf.)	170 μΑ	450 μA	550 μA
104 Hz (High-Perf.)	170 μΑ	450 μA	550 μΑ
208 Hz (High-Perf.)	170 μΑ	450 μA	550 μΑ
417 Hz (High-Perf.)	170 μΑ	450 μA	550 μA
833 Hz (High-Perf.)	170 μΑ	450 μA	550 μΑ
1.66 kHz (High-Perf.)	170 μΑ	450 μA	550 μA
3.33 kHz (High-Perf.)	170 μΑ	450 μA	550 μA
6.66 kHz (High Perf.)	170 μΑ	450 μA	550 μA

3.1 Power-Down mode

When the accelerometer/gyroscope is in Power-Down mode, almost all internal blocks of the device are switched off to minimize power consumption. Digital interfaces (I²C, MIPI I3CSM and SPI) are still active to allow communication with the device. The content of the configuration registers is preserved and the output data registers are not updated, keeping the last data sampled in memory before going into Power-Down mode.

3.2 High-Performance mode

In High-Performance mode, all accelerometer/gyroscope circuitry is always on and data are generated at the data rate selected through the ODR XL/ODR G bits.

Data interrupt generation is active.

3.3 Normal mode

While High-Performance mode guarantees the best performance in terms of noise, Normal mode further reduces the current consumption. The accelerometer/gyroscope data reading chain is automatically turned on and off to save power. In the gyroscope device, only the driving circuitry is always on.

Data interrupt generation is active.

3.4 Low-Power mode

Low-Power mode differs from Normal mode in the available output data rates. In Low-Power mode low-speed ODRs are enabled. Four low-speed ODRs can be chosen for the accelerometer through the ODR_XL bits: 1.6 Hz, 12.5 Hz, 26 Hz and 52 Hz. Three low-speed ODRs can be chosen for the gyroscope thorough the ODR_G bits: 12.5 Hz, 26 Hz and 52 Hz.

Data interrupt generation is active.

3.5 Accelerometer Ultra-Low-Power mode

Ultra-Low-Power mode is focused on device power consumption. In Ultra-Low-Power mode low-speed ODRs are enabled. Six low-speed ODRs can be chosen for the accelerometer through the ODR_XL bits: 1.6 Hz, 12.5 Hz, 26 Hz, 52 Hz, 104 Hz and 208 Hz. Gyroscope must be set in Power-Down mode.

Data interrupt generation is active.

AN5272 - Rev 3 page 17/138



3.6 Gyroscope Sleep mode

While the gyroscope is in Sleep mode the circuitry that drives the oscillation of the gyroscope mass is kept active. Compared to gyroscope Power-Down, turn-on time from Sleep mode to Low-Power/Normal/High-Performance mode is drastically reduced.

If the gyroscope is not configured in Power-Down mode, it enters in Sleep mode when the Sleep mode enable (SLEEP G) bit of CTRL4 C register is set to 1, regardless of the selected gyroscope ODR.

3.7 Connection modes

The device offers four different connection modes, described in detail in this document:

- **Mode 1:** it is the connection mode enabled by default; I²C slave interface, MIPI I3CSM slave interface or SPI (3- / 4-wire) serial interface is available.
- **Mode 2:** it is the sensor hub mode; I²C slave interface, MIPI I3CSM slave interface or SPI (3- / 4-wire) serial interface and I²C interface master for external sensor connections are available. This connection mode is described in Section 7 Mode 2 sensor hub mode.
- **Mode 3:** in addition to the primary I²C slave interface, MIPI I3CSM slave interface or SPI (3- / 4-wire) serial interface, an auxiliary SPI (3- / 4-wire) serial interface for external device connections (i.e. camera module) is available for the gyroscope only. This connection mode is described in Section 8 Mode 3 and Mode 4 Auxiliary SPI modes.
- **Mode 4:** in addition to the primary I²C slave interface, MIPI I3CSM slave interface or SPI (3- / 4-wire) serial interface, an auxiliary SPI (3- / 4-wire) serial interface for external device connections is available for both gyroscope and accelerometer. This connection mode is described in Section 8 Mode 3 and Mode 4 Auxiliary SPI modes.

3.8 Accelerometer bandwidth

The accelerometer sampling chain is represented by a cascade of four main blocks: an analog anti-aliasing low-pass filter, an ADC converter, a digital low-pass filter (LPF1) and the composite group of digital filters.

Figure 2. Accelerometer filtering chain (UI path) shows the accelerometer sampling chain on the UI path; the accelerometer sampling chain active on the OIS path (when using Mode 4 configuration) is described in Section 8 Mode 3 and Mode 4 – Auxiliary SPI modes.

The analog signal coming from the mechanical parts is filtered by an analog anti-aliasing low-pass filter before being converted by the ADC. The anti-aliasing filter is enabled in High-Performance mode only.

The digital LPF1 filter provides different cutoff values based on the accelerometer mode selected:

- ODR / 2 when the accelerometer is configured in High-Performance mode;
- 700 Hz when the accelerometer is configured in Low-Power mode;
- 3000 Hz when the accelerometer is configured in Ultra-Low-Power mode.

AN5272 - Rev 3 page 18/138






Figure 2. Accelerometer filtering chain (UI path)

The "Advanced functions" block in the figure above refers to Pedometer, Step Detector and Step Counter, Significant Motion and Tilt functions, described in Section 6 Embedded functions, and also includes the Finite State Machine and the Machine Learning Core.

Finally, the composite group of filters composed of a low-pass digital filter (LPF2), a high-pass digital filter and a slope filter processes the digital signal.

The LPF2_XL_EN bit of CTRL1_XL register and the CTRL8_XL register can be used to configure the composite filter group and the overall bandwidth of the accelerometer filtering chain, as shown in Table 11. Accelerometer bandwidth selection in Mode 1/2/3. Referring to this table, on the low-pass path side, the Bandwidth columns refer to the LPF1 bandwidth if LPF2_XL_EN = 0; they refer to the LPF2 bandwidth if LPF2_XL_EN = 1. On the high-pass path side, the Bandwidth columns refer to the Slope filter bandwidth if HPCF_XL[2:0] = 000b; they refer to the HP filter bandwidth for all the other configurations.

Table 11. Accelerometer bandwidth selection in Mode 1/2/3 also provides the maximum (worst case) settling time in terms of samples to be discarded for the various configurations of the accelerometer filtering chain.

AN5272 - Rev 3 page 19/138

76

150

305

605



(High-pass path)

HP_SLOPE_XL_EN	LPF2_XL_EN	HPCF_XL[2:0]	Bandwidth HP	Bandwidth LP	Bandwidth ULP	Max overall settling time ⁽¹⁾ (samples to be discarded)
	0	-	ODR / 2	700 Hz	3000 Hz	See Table 13
		000		ODR / 4		See Table 13
		001		ODR / 10		20
0		010		ODR / 20		20
(Low pass path)	1	011	ODR / 45		40	
(Low-pass path)		100	ODR / 100		76	
		101	ODR / 200		150	
		110	ODR / 400		305	
		111	ODR / 800		605	
000		000	OD	R / 4 (slope fi	Iter)	See Table 13
		001	ODR / 10		33	
		010	ODR / 20			33
1		011		ODR / 45		40
	_					

ODR / 100

ODR / 200

ODR / 400

ODR / 800

Table 11. Accelerometer bandwidth selection in Mode 1/2/3

100

101

110

111

Setting the HP_SLOPE_XL_EN bit to 0, the low-pass path of the composite filter block is selected. If the LPF2_XL_EN bit is set to 0, no additional filter is applied; if the LPF2_XL_EN bit is set to 1, the LPF2 filter is applied in addition to LPF1 and the overall bandwidth of the accelerometer chain can be set by configuring the HPCF_XL[2:0] field of the CTRL8_XL register.

The LPF2 low-pass filter can also be used in the 6D/4D functionality by setting the LOW_PASS_ON_6D bit of the CTRL8_XL register to 1.

Setting the HP_SLOPE_XL_EN bit to 1, the high-pass path of the composite filter block is selected: the HPCF_XL[2:0] field is used in order to enable, in addition to the LPF1 filter, either the Slope filter usage (when HPCF_XL[2:0] = 000b) or the digital High-Pass filter (other HPCF_XL[2:0] configurations). The HPCF_XL[2:0] field is also used to select the cutoff frequencies of the HP filter.

The high-pass filter reference mode feature is available for the accelerometer sensor: when this feature is enabled, the current X, Y, Z accelerometer sample is internally stored and subtracted from all subsequent output values. In order to enable the reference mode, both the HP_REF_MODE_XL bit and the HP_SLOPE_XL_EN bit of the CTRL8_XL register have to be set to 1, and the value of the HPCF_XL[2:0] field has to be different than 000b. When the reference mode feature is enabled, both the LPF2 filter and the HP filter are not available. The first accelerometer output data after enabling the reference mode has to be discarded.

The FASTSETTL_MODE_XL bit of CTRL8_XL register enables the accelerometer LPF2 or HPF fast-settling mode: the selected filter sets the second sample after writing this bit. This feature applies only upon device exit from Power-Down mode.

AN5272 - Rev 3 page 20/138

^{1.} Settling time @ 99% of the final value, taking into account all output data rates and all operating mode switches



3.8.1 Accelerometer slope filter

As shown in Figure 2. Accelerometer filtering chain (UI path), the device embeds a digital slope filter, which can also be used for some embedded features such as single/double-tap recognition, wake-up detection and activity/inactivity.

The slope filter output data is computed using the following formula:

$$slope(t_n) = [acc(t_n) - acc(t_{n-1})] / 2$$

An example of a slope data signal is illustrated in the following figure.




Figure 3. Accelerometer slope filter

3.9 Accelerometer turn-on/off time

The accelerometer reading chain contains low-pass filtering to improve signal-to-noise performance and to reduce aliasing effects. For this reason, it is necessary to take into account the settling time of the filters when the accelerometer power mode is switched or when the accelerometer ODR is changed.

Accelerometer chain settling time is dependent on the power mode and output data rate selected for the following configurations:

- LPF2 and HP filters disabled;
- LPF2 or HP filter enabled with ODR/4 bandwidth selection.

For these two possible configurations, the maximum overall turn-on/off in order to switch accelerometer power modes or accelerometer ODR is the one shown below in Table 12. Accelerometer turn-on/off time (LPF2 and HP disabled) and Table 13. Accelerometer samples to be discarded.

Note: accelerometer ODR timing is not impacted by power mode changes (the new configuration is effective after the completion of the current period).

AN5272 - Rev 3 page 21/138



Table 12. Accelerometer turn-on/off time (LPF2 and HP disabled)

Starting mode	Target mode	Max turn-on/off time ⁽¹⁾	
Power-Down	Ultra-Low-Power / Low-Power / Normal	See Table 13	
Power-Down	High-Performance	See Table 13	
Low-Power / Normal	High-Performance	See Table 13 + discard 1 additional sample	
Ultra-Low-Power / Low-Power / Normal	Ultra-Low-Power / Low-Power / Normal (ODR Change)	See Table 13	
High-Performance	Low-Power / Normal	See Table 13 + discard 1 additional sample	
High-Performance	High-Performance	Discard 3 samples	
nigh-renormance	@ ODR < 6.66 kHz	Discard 5 samples	
High-Performance	High-Performance	Discard 7 samples	
riigii-i chomianec	@ ODR = 6.66 kHz	Discard / Samples	
Ultra-Low-Power / Low-Power / Normal / High-Performance	Power-Down	1 µs	

^{1.} Settling time @ 99% of the final value

Table 13. Accelerometer samples to be discarded

Target mode Accelerometer ODR [Hz]	Number of samples to be discarded (LPF2 and HP filters disabled)	Number of samples to be discarded (LPF2 or HP filter enabled @ODR/4 bandwidth)	
1.6 (Ultra-Low-Power / Low-Power)	0 (first sample correct)	1	
12.5 (Ultra-Low-Power / Low-Power)	0 (first sample correct)	1	
26 (Ultra-Low-Power / Low-Power)	0 (first sample correct)	1	
52 (Ultra-Low-Power / Low-Power)	0 (first sample correct)	1	
104 (Ultra-Low-Power / Normal)	0 (first sample correct)	1	
208 (Ultra-Low-Power / Normal)	0 (first sample correct)	1	
12.5 (High-Performance)	1	2	
26 (High-Performance)	1	2	
52 (High-Performance)	1	2	
104 (High-Performance)	1	2	
208 (High-Performance)	1	2	
417 (High-Performance)	1	2	
833 (High-Performance)	1	2	
1667 (High-Performance)	4	5	
3333 (High-Performance)	10	10	
6667 (High-Performance)	32	30	

Overall settling time if LPF2 or HP digital filters are enabled with bandwidth different from ODR/4 has been already indicated in Table 11. Accelerometer bandwidth selection in Mode 1/2/3.

When the device is configured in Mode 4, the accelerometer UI path filtering chain is not impacted by the enable/ disable of the accelerometer/gyroscope OIS path filtering chain.

AN5272 - Rev 3 page 22/138

SPI I²C

MIPI I3CSM

3

0.7



3.10 Gyroscope bandwidth

ADC

The gyroscope filtering chain depends on the connection mode in use.

HPM[1:0]_G

When Mode 1 or Mode 2 is selected, the gyroscope filtering chain configuration is the one shown in Figure 4). It is a cascade of three filters: a selectable digital high-pass filter (HPF), a selectable digital low-pass filter (LPF1) and a digital low-pass filter (LPF2).

These three embedded filters are available in High-Performance mode only; they are bypassed when the device is configured in Low-Power / Normal mode.

HP_EN_G Digital LPF1_SEL_G **LP Filter** FIFO 0 G_HM_MODE LPF2 Digital Digital 1 **HP Filter** 0 LP Filter LPF1 ODR_G[3:0]

Figure 4. Gyroscope digital chain - Mode 1 and Mode 2

In High-Performance mode, the digital HP filter can be enabled by setting the bit HP EN G of CTRL7 G register

FTYPE[2:0]

LOW POWER CHAIN

to 1. The digital HP filter cutoff frequency can be selected through the field HPM_G[1:0] of CTRL7_G register, according to the following table.						
Table 14. Gyroscope digital HP filter cutoff selection						
HPM_G[1:0] High-pass filter cutoff frequency [Hz] Overall maximum settling time [s] ⁽¹⁾						
00 0.016		45				
01	0.065	11				

1. Settling time @ 99% of the final value

10

11

The digital LPF1 filter can be enabled by setting the LPF1_SEL_G bit of CTRL4_C register to 1 and its bandwidth can be selected through the field FTYPE_[2:0] of CTRL6_C register.

The digital LPF2 filter cannot be configured by the user and its cutoff frequency depends on the selected gyroscope ODR. When the gyroscope ODR is equal to 6.66 kHz, the LPF2 filter is bypassed.

0.260

1.040

The overall gyroscope bandwidth for different gyroscope ODR values and for different configurations of the LPF1 SEL G bit of CTRL4 C register and FTYPE [2:0] of CTRL6 C register is summarized in the following table.

AN5272 - Rev 3 page 23/138



Table 15. Gyroscope overall bandwidth selection in Mode 1/2

Gyroscope ODR [Hz]	LPF1_SEL_G	FTYPE[2:0]	Bandwidth [Hz] (phase delay @ 20 Hz)
	0	-	4.2 (-36° @ 1.3 Hz)
	1	0xx	4.2 (-36° @ 1.3 Hz)
40.5	1	100	4.2 (-36° @ 1.3 Hz)
12.5	1	101	4.2 (-36° @ 1.3 Hz)
	1	110	4.1 (-36° @ 1.3 Hz)
	1	111	3.9 (-36° @ 1.3 Hz)
	0	-	8.3 (-36° @ 2.5 Hz)
	1	0xx	8.3 (-36° @ 2.5 Hz)
26	1	100	8.3 (-36° @ 2.5 Hz)
20	1	101	8.3 (-36° @ 2.5 Hz)
	1	110	7.8 (-36° @ 2.5 Hz)
	1	111	6.7 (-36° @ 2.5 Hz)
	0	-	16.6 (-36° @ 5 Hz)
	1	0xx	16.6 (-36° @ 5 Hz)
50	1	100	16.7 (-39° @ 5 Hz)
52	1	101	16.8 (-43° @ 5 Hz)
	1	110	13.4 (-45° @ 5 Hz)
	1	111	9.7 (-49° @ 5 Hz)
	0	-	33 (-36° @ 10 Hz)
	1	0xx	33 (-38° @ 10 Hz)
404	1	100	33 (-43° @ 10 Hz)
104	1	101	31 (-52° @ 10 Hz)
	1	110	19 (-55° @ 10 Hz)
	1	111	11.5 (-64° @ 10 Hz)
	0	-	66.80 (-35.09°)
	1	0xx	67.00 (-39°)
208	1	100	62.40 (-51.03°)
200	1	101	43.20 (-68.67°)
	1	110	23.10 (-74.11°)
	1	111	12.20 (-93.61°)
	0	-	135.90 (-17.81°)
	1	000	136.60 (-22.89°)
	1	001	130.50 (-24.98°)
	1	010	120.30 (-27.38°)
417	1	011	137.10 (-21.11°)
	1	100	86.70 (-33.75°)
	1	101	48.00 (-51.39°)
	1	110	24.60 (-56.83°)
	1	111	12.40 (-76.33°)

AN5272 - Rev 3 page 24/138



Gyroscope ODR [Hz]	LPF1_SEL_G	FTYPE[2:0]	Bandwidth [Hz] (phase delay @ 20 Hz)
	0	-	295.50 (-9.17°)
	1	000	239.20 (-14.25°)
	1	001	192.40 (-16.34°)
	1	010	154.20 (-18.74°)
833	1	011	281.80 (-12.47°)
	1	100	96.60 (-25.11°)
	1	101	49.40 (-42.75°)
	1	110	25.00 (-48.19°)
	1	111	12.50 (-67.69°)
	0	-	1108.10 (-4.85°)
	1	000	304.20 (-9.93°)
	1	001	220.70 (-12.02°)
	1	010	166.60 (-14.42°)
1667	1	011	453.20 (-8.15°)
	1	100	99.60 (-20.79°)
	1	101	49.80 (-38.43°)
	1	110	25.10 (-43.87°)
	1	111	12.50 (-63.37°)
	0	-	1320.70 (-2.69°)
	1	000	328.50 (-7.77°)
3333	1	001	229.60 (-9.86°)
3333	1	010	170.10 (-12.26°)
	1	011	559.20 (-5.99°)
	1	1xx	Not available
	0	-	1441.80 (-1.61°)
	1	000	335.50 (-6.69°)
6667	1	001	232.00 (-8.78°)
0007	1	010	171.10 (-11.18°)
	1	011	609.00 (-4.91°)
	1	1xx	Not available

If the gyroscope is configured in Low-Power / Normal mode, the gyroscope filtering chain presented above is bypassed. The bandwidth in Low-Power / Normal mode is indicated in the following table.

Table 16. Gyroscope Low-Power / Normal mode bandwidth

Gyroscope ODR [Hz]	Bandwidth [Hz]
12.5	4
26	8
52	15.8
104	31.5
208	61.6

AN5272 - Rev 3 page 25/138



If the Mode 3 or Mode 4 is enabled, the gyroscope digital chain becomes the one shown in Figure 5. In this configuration, two different data chains are available:

- The User Interface (UI) chain, where the gyroscope data are provided to the primary I²C / MIPI I3CSM / SPI with an ODR selectable from 12.5 Hz up to 6.66 kHz.
- The Optical Image Stabilization (OIS) chain, where the gyroscope data are provided to the auxiliary SPI with an ODR fixed at 6.66 kHz.




Figure 5. Gyroscope digital chain - Mode 3 and Mode 4

In Mode 3/4, the LPF1 filter is dedicated to the OIS chain only; on the UI side, if the gyroscope is configured in High-Performance mode, the total bandwidth depends on the gyroscope ODR value, as shown in Table 17. If the gyroscope is configured in Low-Power / Normal mode, the gyroscope chain bandwidth is still the one indicated in Table 16.

Gyroscope ODR [Hz] Bandwidth [Hz] 12.5 42 26 8.3 52 16.6 104 33 208 66.8 417 135.9 833 295.5 1667 1108.1 3333 1320.7 6667 1441.8

Table 17. UI chain - gyroscope overall bandwidth selection in Mode 3/4

AN5272 - Rev 3 page 26/138



The digital HP filter is shared between the UI and OIS chains, but it can be applied to only one chain at a time:

- if the HP_EN_G bit of CTRL7_G register is set to 1, the HP filter is applied to the UI chain only, regardless of the value of the HP_EN_OIS bit of UI_CTRL2_OIS/SPI2_CTRL2_OIS register;
- if the HP_EN_G bit is set to 0 and the HP_EN_OIS bit is set to 1, the HP filter is applied to the OIS chain.

Note: The digital LPF1 filter is not available on the gyroscope UI chain when Mode 3/4 is enabled. The recommendation is to avoid using the LPF1 filter when Mode 3/4 is intended to be used.

A detailed description of Mode 3/4 connection modes and the gyroscope OIS chain is provided in Section 8 Mode 3 and Mode 4 – Auxiliary SPI modes.

3.11 Gyroscope turn-on/off time

Turn-on/off time has to be considered also for the gyroscope sensor when switching its modes or when the gyroscope ODR is changed.

When the device is configured in Mode 1/2, the maximum overall turn-on/off time (with HP filter disabled) in order to switch gyroscope power modes or gyroscope ODR is the one shown in Table 18. Gyroscope turn-on/off time in Mode 1/2 (HP disabled).

Note: The gyroscope ODR timing is not impacted by power mode changes (the new configuration is effective after the completion of the current period).

Starting mode	Target mode	Max turn-on/off time ⁽¹⁾
Power-Down	Sleep	70 ms
Power-Down	Low-Power / Normal	70 ms + discard 1 sample
Power-Down	High-Performance	70 ms + see Table 19 or Table 20
Sleep	Low-Power / Normal	Discard 1 sample
Sleep	High-Performance	See Table 19 or Table 20
Low-Power / Normal	High-Performance	Discard 2 samples
Low-Power / Normal	Low-Power / Normal (ODR change)	Discard 1 sample
High-Performance	Low-Power / Normal	Discard 1 sample
High-Performance	High-Performance (ODR change)	Discard 2 samples
Low-Power / Normal / High-Performance	Power-Down	1 µs if both XL and Gyro in PD
		300 µs if XL not in PD

Table 18. Gyroscope turn-on/off time in Mode 1/2 (HP disabled)

Table 19. Gyroscope samples to be discarded in Mode 1/2 (LPF1 disabled)

Gyroscope ODR [Hz]	Number of samples to be discarded ⁽¹⁾
12.5 Hz	2
26 Hz	3
52 Hz	3
104 Hz	3
208 Hz	3
417 Hz	3
833 Hz	3
1.66 kHz	135
3.33 kHz	270
6.66 kHz	540

AN5272 - Rev 3 page 27/138

^{1.} Settling time @ 99% of the final value



1. Settling time @ 99% of the final value

Table 20. Gyroscope chain settling time in Mode 1/2 (LPF1 enabled)

FTYPE[2:0]	Maximum settling time @ each ODR [ms] ⁽¹⁾
000	3.5
001	4.8
010	6.6
011	2.3
100	11
101	22
110	30
111	60

^{1.} Settling time @ 99% of the final value

When there is a mode change to High-Performance mode and the HP filter is enabled, or the HP filter is turned on, the HP filter settling time must be added to Table 18. Gyroscope turn-on/off time in Mode 1/2 (HP disabled). The HP filter settling time is independent from the ODR and is shown in Table 14. Gyroscope digital HP filter cutoff selection.

When the device is configured in Mode 3 or 4, the gyroscope UI path filtering chain is not impacted by the enable/ disable of the gyroscope OIS path filtering chain.

AN5272 - Rev 3 page 28/138



4 Mode 1 - Reading output data

4.1 Startup sequence

Once the device is powered up, it automatically downloads the calibration coefficients from the embedded flash to the internal registers. When the boot procedure is completed, i.e. after approximately 10 milliseconds, the accelerometer and gyroscope automatically enter Power-Down mode.

To turn on the accelerometer and gather acceleration data through the primary I²C / MIPI I3CSM / SPI interface, it is necessary to select one of the operating modes through the CTRL1_XL register.

The following general-purpose sequence can be used to configure the accelerometer:

```
    Write INT1_CTRL = 01h  // Acc data-ready interrupt on INT1
    Write CTRL1_XL = 60h  // Acc = 417 Hz (High-Performance mode)
```

To turn on the gyroscope and gather angular rate data through the primary I^2C / MIPI $I3C^{SM}$ / SPI interface, it is necessary to select one of the operating modes through CTRL2_G.

The following general-purpose sequence can be used to configure the gyroscope:

```
    Write INT1_CTRL = 02h  // Gyro data-ready interrupt on INT1
    Write CTRL2_G = 60h  // Gyro = 417 Hz (High-Performance mode)
```

4.2 Using the status register

The device is provided with a STATUS_REG register which should be polled to check when a new set of data is available. The XLDA bit is set to 1 when a new set of data is available at the accelerometer output; the GDA bit is set to 1 when a new set of data is available at the gyroscope output.

For the accelerometer (the gyroscope is similar), the read of the output registers should be performed as follows:

- Read STATUS_REG
- 2. If XLDA = 0, then go to 1
- 3. Read OUTX_L_A
- 4. Read OUTX_H_A
- 5. Read OUTY L A
- Read OUTY_H_A
- 7. Read OUTZ_L_A
- Read OUTZ_H_A
- Data processing
- 10. Go to 1

AN5272 - Rev 3 page 29/138



4.3 Using the data-ready signal

The device can be configured to have one hardware signal to determine when a new set of measurement data is available to be read.

For the accelerometer sensor, the data-ready signal is represented by the XLDA bit of the STATUS_REG register. The signal can be driven to the INT1 pin by setting the INT1_DRDY_XL bit of the INT1_CTRL register to 1 and to the INT2 pin by setting the INT2_DRDY_XL bit of the INT2_CTRL register to 1.

For the gyroscope sensor, the data-ready signal is represented by the GDA bit of the STATUS_REG register. The signal can be driven to the INT1 pin by setting the INT1_DRDY_G bit of the INT1_CTRL register to 1 and to the INT2 pin by setting the INT2_DRDY_G bit of the INT2_CTRL register to 1.

The data-ready signal rises to 1 when a new set of data has been generated and it is available to be read. The data-ready signal can be either latched or pulsed: if the dataready_pulsed bit of the COUNTER_BDR_REG1 register is set to 0 (default value), then the data-ready signal is latched and the interrupt is reset when the higher part of one of the enabled channels is read (29h, 2Bh, 2Dh for the accelerometer; 23h, 25h, 27h for the gyroscope). If the dataready_pulsed bit of the COUNTER_BDR_REG1 register is set to 1, then the data-ready is pulsed and the duration of the pulse observed on the interrupt pins is 75 µs. Pulsed mode is not applied to the XLDA and GDA bits which are always latched.

DATA
Sample #(N)
Sample #(N+1)

DRDY

DATA READ

Figure 6. Data-ready signal

4.3.1 DRDY mask functionality

Setting the DRDY_MASK bit of the CTRL4_C register to 1, the accelerometer and gyroscope data-ready signals are masked until the settling of the sensor filters is completed.

When FIFO is active and the DRDY_MASK bit is set to 1, accelerometer/gyroscope invalid samples stored in FIFO can be equal to 7FFFh, 7FFEh or 7FFDh. In this way, a tag is applied to the invalid samples stored in the FIFO buffer so that they can be easily identified and discarded during data post-processing.

Note: The DRDY_MASK bit acts only on the accelerometer LPF1 digital filter settling time for every accelerometer ODR and on the gyroscope LPF2 digital filter settling time for gyroscope ODR \leq 833 Hz.

4.4 Using the block data update (BDU) feature

If reading the accelerometer/gyroscope data is particularly slow and cannot be synchronized (or it is not required) with either the XLDA/GDA bits in the STATUS_REG register or with the DRDY signal driven to the INT1/INT2 pins, it is strongly recommended to set the BDU (Block Data Update) bit to 1 in the CTRL3_C register.

This feature avoids reading values (most significant and least significant parts of output data) related to different samples. In particular, when the BDU is activated, the data registers related to each channel always contain the most recent output data produced by the device, but, in case the read of a given pair (i.e. OUTX_H_A(G) and OUTX_L_A(G), OUTY_H_A(G) and OUTY_L_A(G), OUTZ_H_A(G)) is initiated, the refresh for that pair is blocked until both MSB and LSB parts of the data are read.

Note: BDU only guarantees that the LSB part and MSB part have been sampled at the same moment. For example, if the reading speed is too slow, X and Y can be read at T1 and Z sampled at T2.

The BDU feature also acts on the FIFO_STATUS1 and FIFO_STATUS2 registers. When the BDU bit is set to 1, it is mandatory to read FIFO_STATUS1 first and then FIFO_STATUS2.

AN5272 - Rev 3 page 30/138

97h

F7h



4.5 Understanding output data

The measured acceleration data are sent to the OUTX_H_A, OUTX_L_A, OUTY_H_A, OUTY_L_A, OUTZ_H_A, and OUTZ_L_A registers. These registers contain, respectively, the most significant part and the least significant part of the acceleration signals acting on the X, Y, and Z axes.

The measured angular rate data are sent to the OUTX_H_G, OUTX_L_G, OUTY_H_G, OUTY_L_G, OUTZ_H_G, and OUTZ_L_G registers. These registers contain, respectively, the most significant part and the least significant part of the angular rate signals acting on the X, Y, and Z axes.

The complete output data for the X, Y, Z channels is given by the concatenation $OUTX_H_A(G)$ & $OUTX_L_A(G)$, $OUTY_H_A(G)$ & $OUTY_L_A(G)$, $OUTZ_H_A(G)$ & $OUTZ_L_A(G)$ and it is expressed as a two's complement number.

Both acceleration data and angular rate data are represented as 16-bit numbers.

4.5.1 Examples of output data

-350 mg

-1 g

Table 21. Content of output data registers vs. acceleration (FS_XL = ± 2 g) provides a few basic examples of the accelerometer data that is read in the data registers when the device is subjected to a given acceleration.

Table 22. Content of output data registers vs. angular rate (FS_G = ± 250 dps) provides a few basic examples of the gyroscope data that is read in the data registers when the device is subjected to a given angular rate.

The values listed in the following tables are given under the hypothesis of perfect device calibration (i.e. no offset, no gain error, ...).

Acceleration values	Register address	
Acceleration values	OUTX_H_A (29h)	OUTX_L_A (28h)
0 g	00h	00h
350 mg	16h	69h
1 g	40h	09h

Table 21. Content of output data registers vs. acceleration (FS_XL = $\pm 2 g$)

F9h

BFh

Angular rate values	Register address	
	OUTX_H_G (23h)	OUTX_L_G (22h)
0 dps	00h	00h
100 dps	2Ch	A4h
200 dps	59h	49h
-100 dps	D3h	5Ch
-200 dps	A6h	B7h

AN5272 - Rev 3 page 31/138



4.6 Accelerometer offset registers

The device provides accelerometer offset registers (X_OFS_USR, Y_OFS_USR, Z_OFS_USR) which can be used for zero-*g* offset correction or, in general, to apply an offset to the accelerometer output data.

The accelerometer offset block can be enabled by setting the USR_OFF_ON_OUT bit of the CTRL7_G register. The offset value set in the offset registers is internally subtracted from the measured acceleration value for the respective axis; internally processed data are then sent to the accelerometer output register and to the FIFO (if enabled). These register values are expressed as an 8-bit word in two's complement and must be in the range [-127, 127].

The weight [g/LSB] to be applied to the offset register values is independent of the accelerometer selected full scale and can be configured using the USR_OFF_W bit of the CTRL6_C register:

- 2⁻¹⁰ g/LSB if the USR OFF W bit is set to 0;
- 2⁻⁶ g/LSB if the USR OFF W bit is set to 1.

4.7 Rounding functions

The rounding function can be used to auto address the device registers for a circular burst-mode read. Basically, with a multiple read operation the address of the register that is being read goes automatically from the first register to the last register of the pattern and then goes back to the first one.

4.7.1 Rounding of FIFO output registers

The rounding function is automatically enabled when performing a multiple read operation of the FIFO output registers: after reading FIFO_DATA_OUT_Z_H (7Eh), the address of the next register that will be read goes automatically back to FIFO_DATA_OUT_TAG (78h), allowing the user to read many data with a unique multiple read.

4.7.2 Rounding of sensor output registers

It is possible to apply the rounding function to the other output registers.

The rounding function can also be enabled for the following groups of output registers:

- Accelerometer output registers, from OUTX_L_A (28h) to OUTZ_H_A (2Dh);
- Gyroscope output registers, from OUTX_L_G (22h) to OUTZ_H_G (27h);
- Gyroscope and accelerometer output registers, from OUTX_L_G (22h) to OUTZ_H_A (2Dh).

The output register rounding pattern can be configured using the bits ROUNDING[1:0] of the CTRL5_C register, as indicated in the following table.

ROUNDING[1:0]	Rounding pattern
00	No rounding
01	Accelerometer only
10	Gyroscope only
11	Gyroscope + Accelerometer

Table 23. Output register rounding pattern

4.7.3 Rounding of source registers

It is possible to apply the rounding function also to the source registers of the LSM6DSOX device, in order to verify with one multiple read whether new data was generated or a new interrupt event was detected.

The rounding function on the source registers can be enabled by setting the ROUNDING_STATUS bit of the CTRL5_C register to 1. When this function is enabled, with a multiple read operation the address of the register that is being read cycles automatically on ALL_INT_SRC (1Ah), WAKE_UP_SRC (1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh) and EMB_FUNC_STATUS_MAINPAGE (35h), FSM_STATUS_A_MAINPAGE (36h), FSM_STATUS_B_MAINPAGE (37h), MLC_STATUS_MAINPAGE (38h), STATUS_MASTER_MAINPAGE (39h), FIFO_STATUS1 (3Ah), FIFO_STATUS2 (3Bh) and goes back to ALL_INT_SRC (1Ah).

AN5272 - Rev 3 page 32/138



4.8 DEN (data enable)

The device allows an external trigger level recognition by enabling the TRIG_EN, LVL1_EN, LVL2_EN bits in CTRL6 C register.

Four different modes can be selected (see Table 24. DEN configurations):

- · Edge-sensitive trigger mode;
- Level-sensitive trigger mode;
- · Level-sensitive latched mode;
- Level-sensitive FIFO enable mode.

The Data Enable (DEN) input signal must be driven on the INT2 pin, which is configured as an input pin when one of these modes is enabled.

The DEN functionality is active by default on the gyroscope data only. To extend this feature to the accelerometer data, the bit DEN_XL_EN in CTRL4_C register must be set to 1.

The DEN active level is low by default. It can be changed to active-high by setting the bit DEN_LH in CTRL5_C register to 1.

TRIG_EN LVL1_EN LVL2_EN Action **Function** Trigger type 0 0 0 Data enable off 1 0 0 Edge-sensitive trigger mode Edge Data generation 0 0 1 Level-sensitive trigger mode Level Data stamping 0 1 Level-sensitive latched mode Edge 1 Data stamping 1 1 0 Level-sensitive FIFO enable mode Level Data generation in FIFO and stamping

Table 24. DEN configurations

AN5272 - Rev 3 page 33/138



4.8.1 Edge-sensitive trigger mode

Edge-sensitive trigger mode can be enabled by setting the TRIG_EN bit in CTRL6_C to 1, and LVL1_EN, LVL2_EN bits in CTRL6_C register to 0.

Once the edge-sensitive trigger mode is enabled, the FIFO buffer and output registers are filled with the first sample acquired after every rising edge (if DEN_LH bit is equal to 1) or falling edge (if DEN_LH bit is equal to 0) of the DEN input signal.

Figure 7 shows, with red circles, the samples acquired after the falling edges (DEN active-low).




Figure 7. Edge-sensitive trigger mode, DEN active-low

Edge-sensitive trigger mode, when enabled, acts only on the gyroscope output registers. GDA is related only to downsampled data, while the accelerometer output registers and XLDA are updated according to ODR_XL. If the DEN_XL_EN bit is set to 1, the accelerometer sensor is downsampled too. In this case, the gyroscope and accelerometer have to be set in combo mode at the same ODR. The accelerometer standalone mode can be used by setting the gyroscope in Power-Down.

Please note that the DEN level is internally read just before the update of the data registers: if a level change occurs after the read, DEN will be acknowledged in the next ODR.

AN5272 - Rev 3 page 34/138



There are three possible configurations for the edge-sensitive trigger in FIFO, described below:

- Only gyroscope in trigger mode but not saved in FIFO: in this case, FIFO is related only to the accelerometer and works as usual.
- 2. Only gyroscope in trigger mode and saved in FIFO: in this configuration there are the following limitations in FIFO:
 - Gyroscope batching data rate (BDR_GY_[3:0] bits of the FIFO_CTRL3 register) and gyroscope output data rate (ODR_G[3:0] of the CTRL2_G register) must be set to the same value;
 - Configuration-change sensor (CFG-Change) is not allowed (ODRCHG_EN bit of the FIFO_CTRL2 register must be set to 0);
 - Timestamp decimation in FIFO is not allowed (DEC_TS_BATCH_[1:0] bits of the FIFO_CTRL4 register must be set to 00b).
- Gyroscope and accelerometer in trigger mode and saved in FIFO: in this configuration there are the following limitations in FIFO:
 - Gyroscope batching data rate (BDR_GY_[3:0] bits of the FIFO_CTRL3 register) and gyroscope output data rate (ODR_G[3:0] of CTRL2_G register) must be set to the same value;
 - Accelerometer batching data rate (BDR_XL_[3:0] bits of the FIFO_CTRL3 register) and accelerometer output data rate (ODR_XL[3:0] of the CTRL1_XL register) must be set to the same value;
 - Gyroscope and accelerometer must be set at the same output data rate, or the gyroscope must be configured in Power-Down mode;
 - Configuration-change sensor (CFG-Change) is not allowed (ODRCHG_EN bit of the FIFO_CTRL2 register must be set to 0);
 - Timestamp decimation in FIFO is not allowed (DEC_TS_BATCH_[1:0] bits of the FIFO_CTRL4 register must be set to 00b).

Edge-sensitive trigger mode allows, for example, the synchronization of the camera frames with the samples coming from the gyroscope for Electrical Image Stabilization (EIS) applications. The synchronization signal from the camera module must be connected to the INT2 pin.

In the example shown below, the FIFO has been configured to store both the gyroscope data and the accelerometer data in the FIFO buffer; when the DEN signal toggles, the data are written to FIFO on the falling edge.

1.	Write 44h to FIFO_CTRL3	// Enable accelerometer and gyroscope in FIFO @ 104 Hz
2.	Write 06h to FIFO_CTRL4	// Set FIFO in Continuous mode
		// Enable the edge-sensitive trigger
3.	Write 80h to CTRL6_C	// INT2 pin is switched to input mode (DEN signal)
4.	Write E8h to CTRL9_XL	// Extend DEN functionality to accelerometer sensor
		// Select DEN active level (active low)
5.	Write 40h to CTRL1_XL	// Turn on the accelerometer: ODR_XL = 104 Hz, FS_XL = $\pm 2 g$
6.	Write 4Ch to CTRL2_G	// Turn on the gyroscope: ODR_G = 104 Hz, FS_G = ±2000 dps

AN5272 - Rev 3 page 35/138



4.8.2 Level-sensitive trigger mode

Level-sensitive trigger mode can be enabled by setting the LVL1_EN bit in the CTRL6_C register to 1, and the TRIG_EN, LVL2_EN bits in the CTRL6_C register to 0.


Once the level-sensitive trigger mode is enabled, the LSB bit of the selected data (in output registers and FIFO) is replaced by 1 if the DEN level is active, or 0 if the DEN level is not active. The selected data can be the X, Y, Z axes of the accelerometer or gyroscope sensor (see Section 4.8.5 LSB selection for DEN stamping for details). All data can be stored in the FIFO according to the FIFO settings.

Please note that the DEN level is internally read just before the update of the data registers: if a level change occurs after the read, DEN will be acknowledged in the next ODR.

If the DEN feature is enabled on the accelerometer sensor by asserting the DEN_XL_EN bit of the CTRL9_XL register, the accelerometer and gyroscope sensors must be configured at the same ODR or the gyroscope must be set in Power-Down mode.

Figure 8 shows with red circles the samples stored in the FIFO with LSB = 0 (DEN not active) and with blue circles the samples stored in the FIFO with LSB = 1 (DEN active).


Figure 8. Level-sensitive trigger mode, DEN active-low



When the level-sensitive trigger mode is enabled, the DEN signal can also be used to filter the data-ready signal on the INT1 pin. INT1 will show data-ready information only when the DEN pin is in the active state. To do this, the bit DEN_DRDY_flag of the INT1_CTRL register must be set to 1. The interrupt signal can be latched or pulsed according to the dataready_pulsed bit of the COUNTER_BDR_REG1 register.

Figure 9 shows an example of data-ready on INT1 when the DEN level is low (active state).

Figure 9. Level-sensitive trigger mode, DEN active-low, DEN_DRDY on INT1



AN5272 - Rev 3 page 36/138



4.8.3 Level-sensitive latched mode

Level-sensitive latched mode can be enabled by setting the LVL1_EN and LVL2_EN bits in the CTRL6_C register to 1, and the TRIG_EN bit in the CTRL6_C register to 0.

When the level-sensitive latched mode is enabled, the LSB bit of the selected data (in output registers and FIFO) is normally set to 0 and becomes 1 only on the first sample after a pulse on the DEN pin.


Please note that the DEN level is internally read just before the update of the data registers: if a level change occurs after the read, DEN will be acknowledged in the next ODR.

If the DEN feature is enabled on the accelerometer sensor by asserting the DEN_XL_EN bit of the CTRL9_XL register, the accelerometer and gyroscope sensors must be configured at the same ODR or the gyroscope must be set in Power-Down mode.

Data can be selected through the DEN_X, DEN_Y, DEN_Z, DEN_XL_G bits in CTRL9_XL (see Section 4.8.5 LSB selection for DEN stamping for details).


Figure 10 shows an example of level-sensitive latched mode with DEN active-low. After the pulse on the DEN pin, the sample with a red circle will have the value 1 on the LSB bit. All the other samples will have LSB bit 0.

Figure 10. Level-sensitive latched mode, DEN active-low



When the level-sensitive latched mode is enabled and the bit DEN_DRDY_flag of the INT1_CTRL register is set to 1, a pulse is generated on the INT1 pin corresponding to the availability of the first sample generated after the DEN pulse occurrence (see Figure 11).

Figure 11. Level-sensitive latched mode, DEN active-low, DEN_DRDY on INT1



AN5272 - Rev 3 page 37/138



4.8.4 Level-sensitive FIFO enable mode

Level-sensitive FIFO enable mode can be enabled by setting the TRIG_EN and LVL1_EN bits in the CTRL6_C register to 1, and the LVL2_EN bit in the CTRL6_C register to 0.

Once the level-sensitive FIFO enable mode is enabled, data is stored in the FIFO only when the DEN pin is equal to the active state.

In this mode, the LSB bit of the selected data (in output registers and FIFO) is replaced by 0 for odd DEN events and by 1 for even DEN events. This feature allows distinguishing the data stored in FIFO during the current DEN active window from the data stored in FIFO during the next DEN active window.

Please note that the DEN level is internally read just before the update of the data registers: if a level change occurs after the reading, DEN will be acknowledged in the next ODR.

If the DEN feature is enabled on the accelerometer sensor by asserting the DEN_XL_EN bit of the CTRL9_XL register, the accelerometer and gyroscope sensors must be configured at the same ODR or the gyroscope must be set in Power-Down mode.

The selected data can be the X, Y, Z axes of the accelerometer or gyroscope sensor. Data can be selected through the DEN_X, DEN_Y, DEN_Z, DEN_XL_G bits in the CTRL9_XL register (see Section 4.8.5 LSB selection for DEN stamping for details).

An example of level-sensitive FIFO enable mode is shown in Figure 12, the red circles show the samples stored in the FIFO with LSB bit 0, while the blue circles show the samples with LSB bit 1.

Figure 12. Level-sensitive FIFO enable mode, DEN active-low

When using level-sensitive FIFO enabled mode, some limitations must be taken into account in the FIFO configuration:

- Gyroscope batching data rate (BDR_GY_[3:0] bits of the FIFO_CTRL3 register) and gyroscope output data rate (ODR_G[3:0] of the CTRL2_G register) must be set to the same value;
- Accelerometer batching data rate (BDR_XL_[3:0] bits of the FIFO_CTRL3 register) and accelerometer
 output data rate (ODR_XL[3:0] of the CTRL1_XL register) must be set to the same value if the DEN_XL_EN
 bit of the CTRL9 XL register is set to 1;
- Configuration-change sensor (CFG-Change) is not allowed (ODRCHG_EN bit of the FIFO_CTRL2 register must be set to 0);
- Timestamp decimation in FIFO is not allowed (DEC_TS_BATCH_[1:0] bits of the FIFO_CTRL4 register must be set to 00b).

4.8.5 LSB selection for DEN stamping

When level-sensitive modes (trigger or latched) are used, it is possible to select which LSB have to contain the information related to DEN pin behavior. This information can be stamped on the accelerometer or gyroscope axes in accordance with bits DEN_X, DEN_Y, DEN_Z and DEN_XL_G of the CTRL9_XL register. Setting to 1 the DEN_X, DEN_Y, DEN_Z bits, DEN information is stamped in the LSB of the corresponding axes of the sensor selected with the DEN_XL_G bit. By setting DEN_XL_G to 0, the DEN information is stamped in the selected gyroscope axes, while by setting DEN_XL_G to 1, the DEN information is stamped in the selected accelerometer axes.

By default, the bits are configured to have information on all the gyroscope axes.

AN5272 - Rev 3 page 38/138



5 Interrupt generation

Interrupt generation is based on accelerometer data only, so, for interrupt-generation purposes, the accelerometer sensor has to be set in an active operating mode (not in Power-Down); the gyroscope sensor can be configured in Power-Down mode since it's not involved in interrupt generation.

The interrupt generator can be configured to detect:

- Free-fall;
- Wake-up;
- 6D/4D orientation detection;
- Single-tap and double-tap sensing;
- Activity/Inactivity and Motion/Stationary recognition.

The device can also efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. The following functions are implemented in hardware using only the accelerometer:

- Significant motion;
- Relative tilt;
- · Pedometer functions;
- Timestamp.

Moreover, the device can be configured to generate interrupt signals activated by user-defined motion patterns. To do this, up to 16 embedded finite state machines can be programmed independently for motion detection or gesture recognition such as glance, absolute wrist tilt, shake, double-shake, or pick-up. Furthermore up to 8 decision trees can simultaneously and independently run inside the Machine Learning Core logic.

The embedded Finite State Machine and the Machine Learning Core features offer very high customization capabilities starting from scratch or importing activity/gesture recognition programs directly provided by STMicroelectronics. Please refer to the Finite State Machine application note and the Machine Learning Core application note available on www.st.com.

All these interrupt signals, together with the FIFO interrupt signals, can be independently driven to the INT1 and INT2 interrupt pins or checked by reading the dedicated source register bits.

When MIPI I3CSM interface is used, information about the feature triggering the interrupt event is contained in the In-Band Interrupt (IBI) frame as described in the datasheet.

The H_LACTIVE bit of the CTRL3_C register must be used to select the polarity of the interrupt pins. If this bit is set to 0 (default value), the interrupt pins are active high and they change from low to high level when the related interrupt condition is verified. Otherwise, if the H_LACTIVE bit is set to 1 (active low), the interrupt pins are normally at high level and they change from high to low when interrupt condition is reached.

The PP_OD bit of CTR3_C allows changing the behavior of the interrupt pins from push-pull to open drain. If the PP_OD bit is set to 0, the interrupt pins are in push-pull configuration (low-impedance output for both high and low level). When the PP_OD bit is set to 1, only the interrupt active state is a low-impedance output.

5.1 Interrupt pin configuration

The device is provided with two pins that can be activated to generate either data-ready or interrupt signals. The functionality of these pins is selected through the MD1_CFG and INT1_CTRL registers for the INT1 pin, and through the MD2_CFG and INT2_CTRL registers for the INT2 pin.

A brief description of these interrupt control registers is given in the following summary; the default value of their bits is equal to 0, which corresponds to 'disable'. In order to enable the routing of a specific interrupt signal on the pin, the related bit has to be set to 1.

AN5272 - Rev 3 page 39/138



b7	b6	b5	b4	b3	b2	b1	b0
DEN_ DRDY_	INT1_ CNT_	INT1_ FIFO_	INT1_ FIFO_	INT1_ FIFO TH	INT1_ BOOT	INT1_ DRDY_G	INT1_ DRDY_
flag	BDR	FULL	OVR	"" " " " " " " " " " " " " " " " " "			XL

- DEN DRDY flag: DEN DRDY flag interrupt on INT1
- INT1_CNT_BDR: FIFO COUNTER_BDR_IA interrupt on INT1
- INT1_FIFO_FULL: FIFO full flag interrupt on INT1
- INT1_FIFO_OVR: FIFO overrun flag interrupt on INT1
- INT1 FIFO TH: FIFO threshold interrupt on INT1
- INT1 BOOT: Boot interrupt on INT1
- INT1_DRDY_G: Gyroscope data-ready on INT1
- INT1_DRDY_XL: Accelerometer data-ready on INT1

Table 26. MD1_CFG register

b7	b6	b5	b4	b3	b2	b1	b0
INT1_ SLEEP_ CHANGE	INT1_ SINGLE_ TAP	INT1_ WU	INT1_ FF	INT1_ DOUBLE_ TAP	INT1_ 6D	INT1_ EMB_ FUNC	INT1_ SHUB

- INT1_SLEEP_CHANGE: Activity/inactivity recognition event interrupt on INT1
- INT1_SINGLE_TAP: Single-tap interrupt on INT1
- INT1_WU: Wake-up interrupt on INT1
- INT1 FF: Free-fall interrupt on INT1
- INT1 DOUBLE TAP: Double-tap interrupt on INT1
- INT1_6D: 6D detection interrupt on INT1
- INT1_EMB_FUNC: embedded functions interrupt on INT1 (refer to Section 6 Embedded functions for more details).
- INT1 SHUB: sensor hub end operation interrupt on INT1

Table 27. INT2_CTRL register

b7	b6	b5	b4	b3	b2	b1	b0
	INT2_	INT2_	INT2_	INT2_	INT2_	INT2	INT2_
0	CNT_	FIFO_	FIFO_	FIFO_	DRDY_	DRDY_G	DRDY_
	BDR	FULL	OVR	TH	TEMP	DKD1_G	XL

- INT2_CNT_BDR: FIFO COUNTER_BDR_IA interrupt on INT2
- INT2_FIFO_FULL: FIFO full flag interrupt on INT2
- INT2_FIFO_OVR: FIFO overrun flag interrupt on INT2
- INT2 FIFO TH: FIFO threshold interrupt on INT2
- INT2_DRDY_TEMP: Temperature data-ready on INT2
- INT2_DRDY_G: Gyroscope data-ready on INT2

AN5272 - Rev 3 page 40/138



INT2 DRDY XL: Accelerometer data-ready on INT2

Table 28. MD2_CFG register

b7	b6	b5	b4	b3	b2	b1	b0
INT2_	INT2_	INT2_	INT2_	INT2_	INT2_	INT2_	INT2_
SLEEP_	SINGLE_	WU	FF	DOUBLE_	6D	EMB_	TIME
CHANGE	TAP			TAP		FUNC	STAMP

- INT2 SLEEP CHANGE: Activity/inactivity recognition event interrupt on INT2
- INT2_SINGLE_TAP: Single-tap interrupt on INT2
- INT2 WU: Wake-up interrupt on INT2
- INT2_FF: Free-fall interrupt on INT2
- INT2 DOUBLE TAP: Double-tap interrupt on INT2
- INT2 6D: 6D detection interrupt on INT2
- INT2_EMB_FUNC: embedded functions interrupt on INT2 (refer to Section 6 Embedded functions for more details).
- INT2_TIMESTAMP: timestamp overflow alert interrupt on INT2

If multiple interrupt signals are routed on the same pin (INTx), the logic level of this pin is the "OR" combination of the selected interrupt signals. In order to know which event has generated the interrupt condition, the related source registers have to be read:

- WAKE_UP_SRC, TAP_SRC, D6D_SRC (basic interrupt functions)
- STATUS REG (for data-ready signals)
- EMBD_FUNC_STATUS_MAINPAGE / EMB_FUNC_SRC (for embedded functions)
- FSM_STATUS_A_MAINPAGE / FSM_STATUS_A and FSM_STATUS_B_MAINPAGE / FSM_STATUS_B (for Finite State Machine)
- STATUS MASTER MAINPAGE / STATUS MASTER (for sensor hub)
- FIFO STATUS2 (for FIFO).

The ALL_INT_SRC register groups the basic interrupts functions event status (6D/4D, free-fall, wake-up, tap, activity/inactivity) in a single register: it is possible to read this register in order to address a subsequent specific source register read.

The INT2_on_INT1 pin of CTRL4_C register allows driving all the enabled interrupt signals in logic "OR" on the INT1 pin (by setting this bit to 1). When this bit is set to 0, the interrupt signals are divided between the INT1 and INT2 pins.

The basic interrupts have to be enabled by setting the INTERRUPTS_ENABLE bit in the TAP_CFG2 register.

The LIR bit of the TAP_CFG0 register enables the latched interrupt for the basic interrupt functions: when this bit is set to 1 and the interrupt flag is sent to the INT1 pin and/or INT2 pin, the interrupt remains active until the ALL_INT_SRC register or the corresponding source register is read, and it is reset at the next ODR cycle. The latched interrupt is enabled on a function only if a function is routed to the INT1 or INT2 pin: if latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

Note: If latched mode is enabled (LIR = 1), it is not recommended to continuously poll the ALL_INT_SRC or the dedicated source registers, because by reading them the embedded functions are internally reset; a synchronous (with interrupt event) read of the source registers is recommended in this case.

When latched mode is enabled (LIR=1), it is possible to force the immediate reset of the interrupt signal routed on the INT1 or INT2 pin and its corresponding interrupt status bit when ALL_INT_SRC (or the related source register) is read. In order to perform this immediate reset, the INT_CLR_ON_READ bit of the TAP_CFG0 register must be set to 1. When bit INT_CLR_ON_READ is equal to 0, the reset occurs at the next ODR cycle.

AN5272 - Rev 3 page 41/138



5.2 Free-fall interrupt

Free-fall detection refers to a specific register configuration that allows recognizing when the device is in free-fall: the acceleration measured along all the axes goes to zero. In a real case a "free-fall zone" is defined around the zero-g level where all the accelerations are small enough to generate the interrupt. Configurable threshold and duration parameters are associated to free-fall event detection: the threshold parameter defines the free-fall zone amplitude; the duration parameter defines the minimum duration of the free-fall interrupt event to be recognized (Figure 13).




Figure 13. Free-fall interrupt

The free-fall interrupt signal can be enabled by setting the INTERRUPTS_ENABLE bit in the TAP_CFG2 register to 1 and can be driven to the two interrupt pins by setting the INT1_FF bit of the MD1_CFG register to 1 or the INT2_FF bit of the MD2_CFG register to 1; it can also be checked by reading the FF_IA bit of the WAKE UP SRC register.

If latched mode is disabled (LIR bit of TAP_CFG is set to 0), the interrupt signal is automatically reset when the free-fall condition is no longer verified. If latched mode is enabled and the free-fall interrupt signal is driven to the interrupt pins, once a free-fall event has occurred and the interrupt pin is asserted, it must be reset by reading the WAKE_UP_SRC or ALL_INT_SRC register. If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

The FREE_FALL register used to configure the threshold parameter; the unsigned threshold value is related to the value of the FF_THS[2:0] field value as indicated in Table 29. Free-fall threshold LSB value. The values given in this table are valid for each accelerometer full-scale value.

FREE_FALL - FF_THS[2:0]	Threshold LSB value [mg]
000	156
001	219
010	250
011	312
100	344
101	406
110	469
111	500

Table 29. Free-fall threshold LSB value

AN5272 - Rev 3 page 42/138



Duration time is measured in N/ODR_XL, where N is the content of the FF_DUR[5:0] field of the FREE_FALL / WAKE_UP_DUR registers and ODR_XL is the accelerometer data rate.

A basic SW routine for free-fall event recognition is given below.

```
Write 60h to CTRL1_XL
                                            // Turn on the accelerometer
                                            // ODR_XL = 417 Hz, FS_XL = ±2 g
2.
    Write 41h to TAP CFG0
                                            // Enable latch mode with reset on read
   Write 80h to TAP_CFG2
3
                                            // Enable interrupt function
4.
    Write 00h to WAKE_UP_DUR
                                            // Set event duration (FF_DUR5 bit)
                                            // Set FF threshold (FF_THS[2:0] = 011b)
    Write 33h to FREE_FALL
                                            // Set six samples event duration (FF_DUR[5:0] = 000110b)
    Write 10h to MD1 CFG
                                            // FF interrupt driven to INT1 pin
```

The sample code exploits a threshold set to 312 mg for free-fall recognition and the event is notified by hardware through the INT1 pin. The FF_DUR[5:0] field of the FREE_FALL / WAKE_UP_DUR registers is configured like this to ignore events that are shorter than $6/ODR_XL = 6/412$ Hz \sim = 15 msec in order to avoid false detections.

5.3 Wake-up interrupt

The wake-up feature can be implemented using either the slope filter (see Section 3.8.1 Accelerometer slope filter for more details) or the high-pass digital filter, as illustrated in Figure 2. Accelerometer filtering chain (UI path). The filter to be applied can be selected using the SLOPE_FDS bit of the TAP_CFG0 register: if this bit is set to 0 (default value), the slope filter is used; if it's set to 1, the HPF digital filter is used. Moreover, it is possible to configure the wake-up feature as an absolute wake-up with respect to a programmable position. This can be done by setting both the SLOPE_FDS bit of the TAP_CFG0 register and the USR_OFF_ON_WU bit of the WAKE_UP_THS register to 1. Using this configuration, the input data for the wake-up function comes from the low-pass filter path and the programmable position is subtracted as an offset. The programmable position can be configured through the X_OFS_USR, Y_OFS_USR and Z_OFS_USR registers (refer to Section 4.6 Accelerometer offset registers for more details).

The wake-up interrupt signal is generated if a certain number of consecutive filtered data exceed the configured threshold (Figure 14. Wake-up interrupt (using the slope filter)).

The unsigned threshold value is defined using the WK_THS[5:0] bits of the WAKE_UP_THS register; the value of 1 LSB of these 6 bits depends on the selected accelerometer full scale and on the value of the WAKE_THS_W bit of the WAKE_UP_DUR register:

- If WAKE_THS_W = 0, 1 LSB = FS_XL / 2⁶;
- If WAKE_THS_W = 1, 1 LSB = FS_XL / 2⁸.

The threshold is applied to both positive and negative data: for wake-up interrupt generation, the absolute value of the filtered data must be bigger than the threshold.

The duration parameter defines the minimum duration of the wake-up event to be recognized; its value is set using the WAKE_DUR[1:0] bits of the WAKE_UP_DUR register: 1 LSB corresponds to 1/ODR_XL time, where ODR_XL is the accelerometer output data rate. It is important to appropriately define the duration parameter to avoid unwanted wake-up interrupts due to spurious spikes of the input signal.

This interrupt signal can be enabled by setting the INTERRUPTS_ENABLE bit in the TAP_CFG2 register to 1 and can be driven to the two interrupt pins by setting to 1 the INT1_WU bit of the MD1_CFG register or the INT2_WU bit of the MD2_CFG register; it can also be checked by reading the WU_IA bit of the WAKE_UP_SRC or ALL_INT_SRC register. The X_WU, Y_WU, Z_WU bits of the WAKE_UP_SRC register indicate which axes have triggered the wake-up event.

AN5272 - Rev 3 page 43/138






Figure 14. Wake-up interrupt (using the slope filter)

If latch mode is disabled (LIR bit of TAP_CFG0 is set to 0), the interrupt signal is automatically reset when the filtered data falls below the threshold. If latch mode is enabled and the wake-up interrupt signal is driven to the interrupt pins, once a wake-up event has occurred and the interrupt pin is asserted, it must be reset by reading the WAKE_UP_SRC register or the ALL_INT_SRC register. The X_WU, Y_WU, Z_WU bits are maintained at the state in which the interrupt was generated until the read is performed, and released at the next ODR cycle. In case the WU_X, WU_Y, WU_Z bits have to be evaluated (in addition to the WU_IA bit), it is recommended to directly read the WAKE_UP_SRC register (do not use ALL_INT_SRC register for this specific case). If latch mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

A basic SW routine for wake-up event recognition using the high-pass digital filter is given below.

Write 60h to CTRL1_XL	// Turn on the accelerometer
	// ODR_XL = 417 Hz, FS_XL = $\pm 2 g$
Write 51h to TAP_CFG0	// Enable latch mode with reset on read and digital high-pass filter
Write 80h to TAP_CFG2	// Enable interrupt function
Write 00h to WAKE_UP_DUR	// No duration and selection of wake-up threshold weight (1 LSB = FS_XL / 2^6)
Write 02h to WAKE_UP_THS	// Set wake-up threshold
Write 20h to MD1_CFG	// Wake-up interrupt driven to INT1 pin
	Write 51h to TAP_CFG0 Write 80h to TAP_CFG2 Write 00h to WAKE_UP_DUR Write 02h to WAKE_UP_THS

Since the duration time is set to zero, the wake-up interrupt signal is generated for each X,Y,Z filtered data exceeding the configured threshold. The WK_THS field of the WAKE_UP_THS register is set to 000010b, therefore the wake-up threshold is 62.5 mg (= $2 * \text{FS_XL} / 2^6$).

AN5272 - Rev 3 page 44/138



If the wake-up functionality is implemented using the slope/high-pass digital filter, it is necessary to consider the settling time of the filter just after this functionality is enabled. For example, when using the slope filter (but a similar consideration can be done for the high-pass digital filter usage) the wake-up functionality is based on the comparison of the threshold value with half of the difference of the acceleration of the current (x,y,z) sample and the previous one (refer to Section 3.8.1 Accelerometer slope filter).

At the very first sample, the slope filter output is calculated as half of the difference of the current sample [e.g. (x,y,z) = (0,0,1g)] with the previous one which is (x,y,z) = (0,0,0) since it doesn't exist. For this reason, on the z-axis the first output value of the slope filter is (1g - 0)/2 = 500 mg and it could be higher than the threshold value in which case a spurious interrupt event is generated. The interrupt signal is kept high for 1 ODR then it goes low.

In order to avoid this spurious interrupt generation, multiple solutions are possible. Hereafter are three alternative solutions (for the slope filter case):

- a. Ignore the first generated wake-up signal;
- b. Add a wait time higher than 1 ODR before driving the interrupt signal to the INT1/2 pin;
- **c.** Initially set a higher ODR (833 Hz) so the first 2 samples are generated in a shorter period of time, reducing the slope filter latency time, then set the desired ODR (e.g. 12.5 Hz) and drive the interrupt signal on the pin, as indicated in the procedure below:

1.	Write 00h to WAKE_UP_DUR	// No duration and selection of wake-up threshold weight (1 LSB = FS_XL / 2^6)
2.	Write 02h to WAKE_UP_THS	// Set wake-up threshold
3.	Write 51h to TAP_CFG0	// Enable interrupts and apply slope filter; latch mode disabled
4.	Write 80h to TAP_CFG2	// Enable interrupt function
5.	Write 70h to CTRL1_XL	// Turn on the accelerometer
		// ODR_XL = 833 Hz, FS_XL = $\pm 2 g$
6.	Wait 4 ms	// Insert (reduced) wait time
7.	Write 10h to CTRL1_XL	// ODR_XL = 12.5 Hz
8.	Write 20h to MD1_CFG	// Wake-up interrupt driven to INT1 pin

5.4 6D/4D orientation detection

The device provides the capability to detect the orientation of the device in space, enabling easy implementation of energy-saving procedures and automatic image rotation for mobile devices.

5.4.1 6D orientation detection

Six orientations of the device in space can be detected; the interrupt signal is asserted when the device switches from one orientation to another. The interrupt is not re-asserted as long as the position is maintained.

6D interrupt is generated when, for two consecutive samples, only one axis exceeds a selected threshold and the acceleration values measured from the other two axes are lower than the threshold: the ZH, ZL, YH, YL, XH, XL bits of the D6D_SRC register indicate which axis has triggered the 6D event.

In more detail:

b7	b6	b5	b4	b3	b2	b1	b0
DEN_	DCD IA	711	71	VII	VI	VII	VI
DRDY	D6D_IA	ZH	ZL	YH	T L	XH	XL

Table 30. D6D_SRC register

- D6D IA is set high when the device switches from one orientation to another.
- ZH (YH, XH) is set high when the face perpendicular to the Z (Y, X) axis is almost flat and the acceleration measured on the Z (Y, X) axis is positive and in the absolute value bigger than the threshold.

AN5272 - Rev 3 page 45/138



• ZL (YL, XL) is set high when the face perpendicular to the Z (Y, X) axis is almost flat and the acceleration measured on the Z (Y, X) axis is negative and in the absolute value bigger than the threshold.

The SIXD_THS[1:0] bits of the TAP_THS_6D register are used to select the threshold value used to detect the change in device orientation. The threshold values given in the following table are valid for each accelerometer full-scale value.

 SIXD_THS[1:0]
 Threshold value [degrees]

 00
 80

 01
 70

 10
 60

 11
 50

Table 31. Threshold for 4D/6D function

The low-pass filter LPF2 can also be used in 6D functionality by setting the LOW_PASS_ON_6D bit of the CTRL8 XL register to 1.

This interrupt signal can be enabled by setting the INTERRUPTS_ENABLE bit in the TAP_CFG2 register to 1 and can be driven to the two interrupt pins by setting to 1 the INT1_6D bit of the MD1_CFG register or the INT2_6D bit of the MD2_CFG register; it can also be checked by reading the D6D_IA bit of the D6D_SRC register.

If latched mode is disabled (LIR bit of TAP_CFG is set to 0), the interrupt signal is active only for 1/ODR_XL[s] then it is automatically disserted (ODR_XL is the accelerometer output data rate). If latched mode is enabled and the 6D interrupt signal is driven to the interrupt pins, once an orientation change has occurred and the interrupt pin is asserted, a read of the D6D_SRC or ALL_INT_SRC register clears the request and the device is ready to recognize a different orientation. The XL, XH, YL, YH, ZL, ZH bits are not affected by the LIR configuration: they correspond to the current state of the device when the D6D_SRC register is read. If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

Referring to the six possible cases illustrated in Figure 15. 6D recognized orientations, the content of the D6D_SRC register for each position is shown in Table 32. D6D_SRC register in 6D positions.

AN5272 - Rev 3 page 46/138



Figure 15. 6D recognized orientations




Table 32. D6D_SRC register in 6D positions

Case	D6D_IA	ZH	ZH	YH	YL	XH	XL
(a)	1	0	0	1	0	0	0
(b)	1	0	0	0	0	0	1
(c)	1	0	0	0	0	1	0
(d)	1	0	0	0	1	0	0
(e)	1	1	0	0	0	0	0
(f)	1	0	1	0	0	0	0

A basic SW routine for 6D orientation detection is as follows.

Write 60h to CTRL1_XL // Turn on the accelerometer // ODR_XL = 417 Hz, FS_XL = $\pm 2 g$ Write 41h to TAP_CFG0 // Enable latch mode with reset on read 2. Write 80h to TAP_CFG2 // Enable interrupt function 3. 4. Write 40h to TAP_THS_6D // Set 6D threshold (SIXD_THS[1:0] = 10b = 60 degrees) Write 01h to CTRL8_XL // Enable LPF2 filter to 6D functionality 5. 6. Write 04h to MD1_CFG // 6D interrupt driven to INT1 pin

AN5272 - Rev 3 page 47/138



5.4.2 4D orientation detection

The 4D direction function is a subset of the 6D function especially defined to be implemented in mobile devices for portrait and landscape computation. It can be enabled by setting the D4D_EN bit of the TAP_THS_6D register to 1. In this configuration, the Z-axis position detection is disabled, therefore reducing position recognition to cases (a), (b), (c), and (d) of Table 32. D6D_SRC register in 6D positions.

5.5 Single-tap and double-tap recognition

The single-tap and double-tap recognition help to create a man-machine interface with little software loading. The device can be configured to output an interrupt signal on a dedicated pin when tapped in any direction.

If the sensor is exposed to a single input stimulus, it generates an interrupt request on the inertial interrupt pin INT1 and/or INT2. A more advanced feature allows the generation of an interrupt request when a double input stimulus with programmable time between the two events is recognized, enabling a mouse button-like function.

The single-tap and double-tap recognition functions use the slope between two consecutive acceleration samples to detect the tap events; the slope data is calculated using the following formula:

$$slope(t_n) = [acc(t_n) - acc(t_{n-1})]/2$$

This function can be fully programmed by the user in terms of expected amplitude and timing of the slope data by means of a dedicated set of registers.

Single and double-tap recognition work independently of the selected output data rate. Recommended minimum accelerometer ODR for these functions is 417 Hz.

In order to enable the single-tap and double-tap recognition functions it is necessary to set the INTERRUPTS_ENABLE bit in TAP_CFG2 register to 1.

AN5272 - Rev 3 page 48/138



5.5.1 Single tap

If the device is configured for single-tap event detection, an interrupt is generated when the slope data of the selected channel exceeds the programmed threshold, and returns below it within the Shock time window.

In the single-tap case, if the LIR bit of the TAP_CFG0 register is set to 0, the interrupt is kept active for the duration of the Quiet window. If the LIR bit is set to 1, the interrupt is kept active until the TAP_SRC or ALL INT SRC register is read.

The SINGLE_DOUBLE_TAP bit of WAKE_UP_THS has to be set to 0 in order to enable single-tap recognition only.

In case (a) of Figure 16. Single-tap event recognition the single-tap event has been recognized, while in case (b) the tap has not been recognized because the slope data falls below the threshold after the Shock time window has expired.




Figure 16. Single-tap event recognition

AN5272 - Rev 3 page 49/138



5.5.2 Double tap

If the device is configured for double-tap event detection, an interrupt is generated when, after a first tap, a second tap is recognized. The recognition of the second tap occurs only if the event satisfies the rules defined by the Shock, the Quiet and the Duration time windows.

In particular, after the first tap has been recognized, the second tap detection procedure is delayed for an interval defined by the Quiet time. This means that after the first tap has been recognized, the second tap detection procedure starts only if the slope data exceeds the threshold after the Quiet window but before the Duration window has expired. In case (a) of Figure 17, a double-tap event has been correctly recognized, while in case (b) the interrupt has not been generated because the slope data exceeds the threshold after the window interval has expired.

Once the second tap detection procedure is initiated, the second tap is recognized with the same rule as the first: the slope data must return below the threshold before the Shock window has expired.

It is important to appropriately define the Quiet window to avoid unwanted taps due to spurious bouncing of the input signal.

In the double-tap case, if the LIR bit of the TAP_CFG0 register is set to 0, the interrupt is kept active for the duration of the Quiet window. If the LIR bit is set to 1, the interrupt is kept active until the TAP_SRC or ALL INT SRC register is read.




Figure 17. Double-tap event recognition (LIR bit = 0)

AN5272 - Rev 3 page 50/138



5.5.3 Single-tap and double-tap recognition configuration

The device can be configured to output an interrupt signal when tapped (once or twice) in any direction: the TAP_X_EN, TAP_Y_EN and TAP_Z_EN bits of the TAP_CFG0 register must be set to 1 to enable the tap recognition on the X, Y, Z directions, respectively. In addition, the INTERRUPTS_ENABLE bit of the TAP_CFG2 register has to be set to 1.

Configurable parameters for tap recognition functionality are the tap thresholds (each axis has a dedicated threshold) and the Shock, Quiet and Duration time windows.

The TAP_THS_X[4:0] bits of the TAP_CFG1 register, the TAP_THS_Y[4:0] bits of the TAP_CFG2 register and the TAP_THS_Z[4:0] bits of the TAP_THS_6D register are used to select the unsigned threshold value used to detect the tap event on the respective axis. The value of 1 LSB of these 5 bits depends on the selected accelerometer full scale: 1 LSB = (FS_XL)/(2^5). The unsigned threshold is applied to both positive and negative slope data.

Both single-tap and double-tap recognition functions apply to only one axis. If more than one axis are enabled and they are over the respective threshold, the algorithm continues to evaluate only the axis with highest priority. The priority can be configured through the TAP_PRIORITY_[2:0] bits of TAP_CFG1. The following table shows all the possible configurations.

TAP_PRIORITY_[2:0]	Maximum priority	Middle priority	Minimum priority
000	X	Υ	Z
001	Y	X	Z
010	X	Z	Y
011	Z	Υ	X
100	X	Y	Z
101	Y	Z	X
110	Z	X	Y
111	Z	Y	X

Table 33. TAP_PRIORITY_[2:0] bits configuration

The Shock time window defines the maximum duration of the overcoming threshold event: the acceleration must return below the threshold before the Shock window has expired, otherwise the tap event is not detected. The SHOCK[1:0] bits of the INT_DUR2 register are used to set the Shock time window value: the default value of these bits is 00b and corresponds to 4/ODR_XL time, where ODR_XL is the accelerometer output data rate. If the SHOCK[1:0] bits are set to a different value, 1 LSB corresponds to 8/ODR_XL time.

In the double-tap case, the Quiet time window defines the time after the first tap recognition in which there must not be any overcoming threshold event. When latched mode is disabled (LIR bit of TAP_CFG is set to 0), the Quiet time also defines the length of the interrupt pulse (in both single and double-tap case). The QUIET[1:0] bits of the INT_DUR2 register are used to set the Quiet time window value: the default value of these bits is 00b and corresponds to 2/ODR_XL time, where ODR_XL is the accelerometer output data rate. If the QUIET[1:0] bits are set to a different value, 1 LSB corresponds to 4/ODR_XL time.

In the double-tap case, the Duration time window defines the maximum time between two consecutive detected taps. The Duration time period starts just after the completion of the Quiet time of the first tap. The DUR[3:0] bits of the INT_DUR2 register are used to set the Duration time window value: the default value of these bits is 0000b and corresponds to 16/ODR_XL time, where ODR_XL is the accelerometer output data rate. If the DUR[3:0] bits are set to a different value, 1 LSB corresponds to 32/ODR_XL time.

Figure 18. Single and double-tap recognition (LIR bit = 0) illustrates a single-tap event (a) and a double-tap event (b). These interrupt signals can be driven to the two interrupt pins by setting to 1 the INT1_SINGLE_TAP bit of the MD1_CFG register or the INT2_SINGLE_TAP bit of the MD2_CFG register for the single-tap case, and setting to 1 the INT1_DOUBLE_TAP bit of the MD1_CFG register or the INT2_DOUBLE_TAP bit of the MD2_CFG register for the double-tap case.

No single/double-tap interrupt is generated if the accelerometer is in Inactivity status (see Section 5.6 Activity/Inactivity and Motion/Stationary recognition for more details).

AN5272 - Rev 3 page 51/138






Figure 18. Single and double-tap recognition (LIR bit = 0)

Tap interrupt signals can also be checked by reading the TAP_SRC (1Ch) register, described in the following table.

b0 b6 b5 h4 b3 b2 b7 **b1 SINGLE DOUBLE** TAP_ 0 TAP_IA X_TAP Y_TAP Z_TAP _TAP _TAP **SIGN**

Table 34. TAP_SRC register

- TAP_IA is set high when a single-tap or double-tap event has been detected.
- SINGLE_TAP is set high when a single tap has been detected.
- DOUBLE TAP is set high when a double tap has been detected.
- TAP_SIGN indicates the acceleration sign when the tap event is detected. It is set low in case of positive sign and it is set high in case of negative sign.
- X_TAP (Y_TAP, Z_TAP) is set high when the tap event has been detected on the X (Y, Z) axis.

Single and double-tap recognition works independently. Setting the SINGLE_DOUBLE_TAP bit of the WAKE_UP_THS register to 0, only the single-tap recognition is enabled: double-tap recognition is disabled and cannot be detected. When the SINGLE_DOUBLE_TAP is set to 1, both single and double-tap recognition are enabled.

If latched mode is enabled and the interrupt signal is driven to the interrupt pins, the value assigned to SINGLE_DOUBLE_TAP also affects the behavior of the interrupt signal: when it is set to 0, the latched mode is applied to the single-tap interrupt signal; when it is set to 1, the latched mode is applied to the double-tap interrupt signal only. The latched interrupt signal is kept active until the TAP_SRC or ALL_INT_SRC register is read. The TAP_SIGN, X_TAP, Y_TAP, Z_TAP bits are maintained at the state in which the interrupt was generated until the read is performed, and released at the next ODR cycle. In case the TAP_SIGN, X_TAP, Y_TAP, Z_TAP bits have to be evaluated (in addition to the TAP_IA bit), it is recommended to directly read the TAP_SRC register (do not use ALL_INT_SRC register for this specific case). If latched mode is enabled but the interrupt signal is not driven to the interrupt pins, the latch feature does not take effect.

AN5272 - Rev 3 page 52/138



5.5.4 Single-tap example

A basic SW routine for single-tap detection is given below.

```
Write 60h to CTRL1_XL
                                                   // Turn on the accelerometer
                                                   // ODR_XL = 417 Hz, FS_XL = \pm 2 g
     Write 0Eh to TAP_CFG0
                                                   // Enable tap detection on X, Y, Z-axis
     Write 09h to TAP_CFG1
3.
                                                   // Set X-axis threshold and axes priority
4.
     Write 89h to TAP_CFG2
                                                   // Set Y-axis threshold and enable interrupt
     Write 09h to TAP_THS_6D
                                                   // Set Z-axis threshold
5.
6.
     Write 06h to INT DUR2
                                                   // Set Quiet and Shock time windows
7
     Write 00h to WAKE_UP_THS
                                                   // Only single-tap enabled (SINGLE_DOUBLE_TAP = 0)
8
     Write 40h to MD1_CFG
                                                   // Single-tap interrupt driven to INT1 pin
```

In this example the TAP_THS_X[4:0], TAP_THS_Y[4:0] and TAP_THS_Z[4:0] bits are set to 01001b, therefore the tap threshold for each axis is $562.5 \text{ mg} (= 9 * \text{FS}_X\text{L} / 2^5)$.

The SHOCK field of the INT_DUR2 register is set to 10b: an interrupt is generated when the slope data exceeds the programmed threshold, and returns below it within 38.5 ms (= 2 * 8 / ODR_XL) corresponding to the Shock time window.

The QUIET field of the INT_DUR2 register is set to 01b: since latched mode is disabled, the interrupt is kept high for the duration of the Quiet window, therefore 9.6 ms (= 1 * 4 / ODR XL).

5.5.5 Double-tap example

A basic SW routine for double-tap detection is given below.

1.	Write 60h to CTRL1_XL	// Turn on the accelerometer
		// ODR_XL = 417 Hz, FS_XL = ±2 g
2.	Write 0Eh to TAP_CFG0	// Enable tap detection on X, Y, Z-axis
3.	Write 0Ch to TAP_CFG1	// Set X-axis threshold and axes priority
4.	Write 8Ch to TAP_CFG2	// Set Y-axis threshold and enable interrupt
5.	Write 0Ch to TAP_THS_6D	// Set Z-axis threshold
6.	Write 7Fh to INT_DUR2	// Set Duration, Quiet and Shock time windows
7.	Write 80h to WAKE_UP_THS	// Single-tap and double-tap enabled (SINGLE_DOUBLE_TAP = 1)
8.	Write 08h to MD1_CFG	// Double-tap interrupt driven to INT1 pin

In this example the TAP_THS_X[4:0], TAP_THS_Y[4:0] and TAP_THS_Z[4:0] bits are set to 01100b, therefore the tap threshold is 750 mg (= $12 * FS \times L / 2^5$).

For interrupt generation, during the first and the second tap the slope data must return below the threshold before the Shock window has expired. The SHOCK field of the INT_DUR2 register is set to 11b, therefore the Shock time is 57.7 ms (= 3 * 8 / ODR_XL).

For interrupt generation, after the first tap recognition there must not be any slope data overthreshold during the Quiet time window. Furthermore, since latched mode is disabled, the interrupt is kept high for the duration of the Quiet window. The QUIET field of the INT_DUR2 register is set to 11b, therefore the Quiet time is 28.8 ms (= 3 * 4 / ODR_XL).

For the maximum time between two consecutive detected taps, the DUR field of the INT_DUR2 register is set to 0111b, therefore the Duration time is 538.5 ms (= 7 * 32 / ODR XL).

AN5272 - Rev 3 page 53/138



5.6 Activity/Inactivity and Motion/Stationary recognition

The working principle of Activity/Inactivity and Motion/Stationary embedded functions is similar to wake-up. If no movement condition is detected for a programmable time, an inactivity/stationary condition event is generated; otherwise, when the accelerometer data exceed the configurable threshold, an Activity/Motion condition event is generated.

The Activity/Inactivity recognition function allows reducing system power consumption and developing new smart applications.

When the Activity/Inactivity recognition function is activated, the device is able to automatically decrease the accelerometer sampling rate to 12.5 Hz (Low-Power mode) and to automatically increase the accelerometer ODR and bandwidth as soon as the wake-up interrupt event has been detected. This feature can be extended to the gyroscope, with three possible options:

- · Gyroscope configurations do not change;
- · Gyroscope enters in Sleep mode;
- · Gyroscope enters in Power-Down mode.

With this feature the system may be efficiently switched from low-power consumption to full performance and vice-versa depending on user-selectable acceleration events, thus ensuring power saving and flexibility.

The maximum allowed accelerometer ODR (configurable through the ODR_XL [3:0] bits of the CTRL1_XL register) for using the Activity/Inactivity feature is 3.3 kHz.

The Activity/Inactivity recognition function is enabled by setting the INTERRUPTS_ENABLE bit to 1 and configuring the INACT_EN[1:0] bits of the TAP_CFG2 register. If the INACT_EN[1:0] bits of the TAP_CFG2 register are equal to 00b, the Motion/Stationary embedded function is enabled. Possible configurations of the inactivity event are summarized in the following table.

INACT_EN[1:0]	Accelerometer	Gyroscope		
00	Inactivity event disabled	Inactivity event disabled		
01	XL ODR = 12.5 Hz (Low-Power mode)	Gyro configuration unchanged		
10	XL ODR = 12.5 Hz (Low-Power mode)	Gyro in Sleep mode		
11	XL ODR = 12.5 Hz (Low-Power mode)	Gyro in Power-Down mode		

Table 35. Inactivity event configuration

The Activity/Inactivity and Motion/Stationary recognition functions can be implemented using either the slope filter (see Section 3.8.1 Accelerometer slope filter for more details) or the high-pass digital filter, as illustrated in Figure 2. Accelerometer filtering chain (UI path). The filter to be applied can be selected using the SLOPE_FDS bit of the TAP_CFG0 register: if this bit is set to 0 (default value), the slope filter is used; if it is set to 1, the high-pass digital filter is used.

This function can be fully programmed by the user in terms of expected amplitude and timing of the filtered data by means of a dedicated set of registers (Figure 19. Activity/Inactivity recognition (using the slope filter)).

The unsigned threshold value is defined using the WK_THS[5:0] bits of the WAKE_UP_THS register; the value of 1 LSB of these 6 bits depends on the selected accelerometer full scale and on the value of the WAKE_THS_W bit of the WAKE_UP_DUR register:

- if WAKE_THS_W = 0, 1 LSB = FS_XL / 26;
- if WAKE_THS_W = 1, 1 LSB = FS_XL / 2⁸.

The threshold is applied to both positive and negative filtered data.

When a certain number of consecutive X,Y,Z filtered data is smaller than the configured threshold, the ODR_XL[3:0] bits of the CTRL1_XL register are bypassed (Inactivity) and the accelerometer is internally set to 12.5 Hz although the content of CTRL1_XL is left untouched. The gyroscope behavior varies according to the configuration of the INACT_EN[1:0] bits of the TAP_CFG2 register. The duration of the Inactivity status to be recognized is defined by the SLEEP_DUR[3:0] bits of the WAKE_UP_DUR register: 1 LSB corresponds to 512/

AN5272 - Rev 3 page 54/138



ODR_XL time, where ODR_XL is the accelerometer output data rate. If the SLEEP_DUR[3:0] bits are set to 0000b, the duration of the Inactivity status to be recognized is equal to 16 / ODR_XL time.

When the Inactivity status is detected, the interrupt is set high for 1/ODR_XL[s] period then it is automatically deasserted.

When filtered data on one axis becomes bigger than the threshold for a configurable time, the CTRL1_XL register settings are immediately restored (Activity) and the gyroscope is restored to the previous state. The duration of the Activity status to be recognize is defined by the WAKE_DUR[1:0] bits of the WAKE_UP_DUR register. 1 LSB corresponds to 1 / ODR XL time, where ODR XL is the accelerometer output data rate.

When the Activity status is detected, the interrupt is set high for 1/ODR_XL[s] period then it is automatically deasserted.

Once the Activity/Inactivity detection function is enabled, the status can be driven to the two interrupt pins by setting to 1 the INT1_SLEEP_CHANGE bit of the MD1_CFG register or the INT2_SLEEP_CHANGE bit of the MD2_CFG register; it can also be checked by reading the SLEEP_CHANGE_IA bit of the WAKE_UP_SRC or ALL_INT_SRC register.

The SLEEP_CHANGE_IA bit is by default in pulsed mode. Latched mode can be selected by setting the LIR bit of the TAP_CFG0 register to 1 and the the INT1_SLEEP_CHANGE of the MD1_CFG register or INT2_SLEEP_CHANGE of the MD2_CFG register to 1. The SLEEP_STATE bit of the WAKE_UP_SRC register is not affected by the LIR configuration: it corresponds to the current state of the device when the WAKE_UP_SRC register is read.

By setting the SLEEP_STATUS_ON_INT bit of the TAP_CFG0 register to 1, the signal routed to the INT1 or INT2 pins is configured to be the Activity/Inactivity state (SLEEP_STATE bit of WAKE_UP_SRC register) instead of the sleep-change signal: it goes high during Inactivity state and it goes low during Activity state. Latched mode is not supported in this configuration.




Figure 19. Activity/Inactivity recognition (using the slope filter)

AN5272 - Rev 3 page 55/138



A basic SW routine for Activity/Inactivity detection is as follows:

1.	Write 50h to CTRL1_XL	// Turn on the accelerometer
		// ODR_XL = 208 Hz, FS_XL = $\pm 2 g$
2.	Write 40h to CTRL2_G	// Turn on the gyroscope
		// ODR_G = 104 Hz, $FS_G = \pm 250 \text{ dps}$
3.	Write 02h to WAKE_UP_DUR	// Set duration for Inactivity detection
		// Select Activity/Inactivity threshold resolution and duration
4.	Write 02h to WAKE_UP_THS	// Set Activity/Inactivity threshold
5.	Write 00h to TAP_CFG0	// Select sleep-change notification
		// Select slope filter
6.	Write E0h to TAP_CFG2	// Enable interrupt
		// Inactivity configuration: accelerometer to 12.5 Hz (LP mode),
		// Gyroscope to Power-Down mode
7.	Write 80h to MD1_CFG	// Activity/Inactivity interrupt driven to INT1 pin

In this example the WK_THS field of the WAKE_UP_THS register is set to 000010b, therefore the Activity/ Inactivity threshold is 62.5 mg (= $2 * FS_XL / 2^6$ since the WAKE_THS_W bit of the WAKE_UP_DUR register is set to 0).

Before Inactivity detection, the X,Y,Z slope data must be smaller than the configured threshold for a period of time defined by the SLEEP_DUR field of the WAKE_UP_DUR register: this field is set to 0010b, corresponding to 4.92 s (= $2 * 512 / \text{ODR}_X\text{L}$). After this period of time has elapsed, the accelerometer ODR is internally set to 12.5 Hz and the gyroscope is internally set to Power-Down mode.

The Activity status is detected and the CTRL1_XL register settings are immediately restored and the gyroscope is turned on as soon as the slope data of (at least) one axis are bigger than the threshold for one sample, since the WAKE_DUR[1:0] bits of the WAKE_UP_DUR register are configured to 00b.

5.6.1 Stationary/Motion detection

Stationary/Motion detection is a particular case of the Activity/Inactivity functionality in which no ODR / power mode changes occur when a sleep condition (equivalent to Stationary condition) is detected. Stationary/Motion detection is activated by setting the INACT_EN[1:0] bits of the TAP_CFG2 register to 00b.

AN5272 - Rev 3 page 56/138



5.7 Boot status

After the device is powered up, it performs a 10 ms (maximum) boot procedure to load the trimming parameters. After the boot is completed, both the accelerometer and the gyroscope are automatically configured in Power-Down mode. During the boot time the registers are not accessible.

After power up, the trimming parameters can be re-loaded by setting the BOOT bit of the CTRL3 C register to 1.

No toggle of the device power lines is required and the content of the device control registers is not modified, so the device operating mode doesn't change after boot. If the reset to the default value of the control registers is required, it can be performed by setting the SW_RESET bit of the CTRL3_C register to 1. When this bit is set to 1, the following registers are reset to their default value:

- FUNC_CFG_ACCESS (01h);
- PIN_CTRL (02h);
- FIFO_CTRL1 (07h) through FIFO_CTRL4 (0Ah);
- COUNTER_BDR_REG1 (0Bh) and COUNTER_BDR_REG2 (0Ch);
- INT1_CTRL (0Dh) and INT2_CTRL (0Eh);
- CTRL1_XL (10h) through CTRL10_C (19h);
- FIFO STATUS1 (3Ah) and FIFO STATUS2 (3Bh);
- TAP_CFG0 (56h) through MD2_CFG (5Fh);
- I3C BUS AVB (62h);
- X OFS USR (73h), Y OFS USR (74h) and Z OFS USR (75h).

The SW_RESET procedure can take 50 µs; the status of reset is signaled by the status of the SW_RESET bit of the CTRL3 C register: once the reset is completed, this bit is automatically set low.

The boot status signal is driven to the INT1 interrupt pin by setting the INT1_BOOT bit of the INT1_CTRL register to 1: this signal is set high while the boot is running and it is set low again at the end of the boot procedure.

The reboot flow is as follows:

- 1. Set both accelerometer and gyroscope in Power-Down mode;
- Set INT1 BOOT bit of INT1 CTRL register to 1 [optional];
- 3. Set BOOT bit of CTRL3 C register to 1;
- 4. Monitor reboot status, three possibilities:
 - a. Wait 10 ms;
 - b. Monitor INT1 pin until it returns to 0 (step 2. is mandatory in this case);
 - c. Poll BOOT bit of CTRL3 C until it returns to 0.

Reset flow is as follows:

- 1. Set both accelerometer and gyroscope in in Power-down mode;
- 2. Set to 1 the SW_RESET bit of CTRL3_C to 1;
- 3. Monitor software reset status, two possibilities:
 - a. Wait 50 µs
 - b. Poll SW_RESET bit of CTRL3_C until it returns to 0.

In order to avoid conflicts, the reboot and the sw reset must not be executed at the same time (do not set to 1 at the same time both the BOOT bit and SW_RESET bit of CTRL3_C register). The above flows must be performed serially.

AN5272 - Rev 3 page 57/138



6 Embedded functions

The device implements in hardware many embedded functions; specific IP blocks with negligible power consumption and high-level performance implement the following functions:

- Pedometer functions (step detector and step counter);
- Significant motion;
- Relative tilt;
- Timestamp.

6.1 Pedometer functions: step detector and step counter

A specific IP block is dedicated to pedometer functions: the step detector and the step counter.

Pedometer functions work at 26 Hz and are based on the accelerometer sensor only; consequently, the accelerometer ODR must be set at a value of 26 Hz or higher when using them.

In order to enable the pedometer functions it is necessary to set the PEDO_EN bit of the EMB_FUNC_EN_A embedded functions register to 1. The algorithm internal state can be re-initialized by asserting the STEP_DET_INIT bit of the EMB_FUNC_INIT_A embedded functions register.

The step counter indicates the number of steps detected by the step detector algorithm after the pedometer function has been enabled. The step count is given by the concatenation of the STEP_COUNTER_H and STEP_COUNTER_L embedded functions registers and it is represented as a 16-bit unsigned number.

The step count is not reset to zero when the accelerometer is configured in Power-Down or the pedometer is disabled or re-initialized; it can be reset to zero by setting the PEDO_RST_STEP bit of the EMB_FUNC_SRC register to 1. After the counter resets, the PEDO_RST_STEP bit is automatically set back to 0.

The step detector functionality generates an interrupt every time a step is recognized. In case of interspersed step sessions, 10 consecutive steps (debounce steps) have to be detected before the first interrupt generation in order to avoid false step detections (debounce functionality).

The number of debounce steps can be modified through the DEB_STEP[7:0] bits of the PEDO_DEB_STEPS_CONF register in the embedded advanced features registers: basically, it corresponds to the minimum number of steps to be detected before the first step counter increment. 1 LSB of this field corresponds to 1 step, the default value is 10 steps. The debounce functionality restarts after around 1.2 s of device inactivity.

Two additional blocks can be activated to perform real-time recognition of specific conditions and therefore adapt the pedometer operation. They can be activated by setting the MLC_EN bit to 1 in the EMB_FUNC_EN_B register:

- False-Positive Rejection block, which can be enabled by setting the FP_REJECTION_EN bit of the PEDO_CMD_REG embedded advanced features registers to 1. This block performs real-time recognition of walking activity based on statistical data and inhibits the step counter if no walking activity is detected.
- Advanced Detection block, which can be enabled by setting the AD_DET_EN bit of the PEDO_CMD_REG
 embedded advanced features registers to 1. This block recognizes a low-energy gait (e.g. device held in the
 hand and very slow step cadence) and automatically switches the internal configurations in order to better
 adapt the pedometer algorithm to this condition. This block works together with the False-Positive Rejection
 block, then also the FP_REJECTION_EN bit must be set to 1 as well.

STMicroelectronics provides the tools to generate specific pedometer configurations starting from a set of datalogs with a reference number of steps (Unico GUI on st.com).

The EMB_FUNC_SRC embedded functions register contains some read-only bits related to the pedometer function state.

Table 36. EMB_FUNC_SRC embedded functions register

b7	b6	b5	b4	b3	b2	b1	b0
PEDO_RST _STEP	0	STEP_ DETECTED	STEP_ COUNT_ DELTA_IA	STEP_ OVERFLOW	STEP COUNTER_ BIT_SET	0	0

AN5272 - Rev 3 page 58/138



- PEDO_RST_STEP: pedometer step counter reset. It can be set to 1 to reset the number of steps counted. It
 is automatically set back to 0 after the counter reset.
- STEP DETECTED: step detector event status. It signals a step detection (after the debounce).
- STEP_COUNT_DELTA_IA: instead of generating an interrupt signal every time a step is recognized, it is possible to generate it if at least one step is detected within a certain time period, defined by setting a value different from 00h in the in PEDO_SC_DELTAT_H and PEDO_SC_DELTAT_L embedded advanced features (page 1) registers. It is necessary to set the TIMESTAMP_EN bit of the CTRL10_C register to 1 (to enable the timer). The time period is given by the concatenation of PEDO_SC_DELTAT_H and PEDO_SC_DELTAT_L and it is represented as a 16-bit unsigned value with a resolution of 6.4 ms. STEP_COUNT_DELTA_IA goes high (at the end of each time period) if at least one step is counted (after the debounce) within the programmed time period. If the time period is not programmed (PEDO_SC_DELTAT = 0), this bit is kept to 0.
- STEP_OVERFLOW: overflow signal which goes high when the step counter value reaches 2¹⁶.
- STEPCOUNTER_BIT_SET: step counter event status. It signals an increase in the step counter (after the debounce). If a timer period is programmed in the PEDO_SC_DELTAT_H and PEDO_SC_DELTAT_L embedded advanced features (page 1) registers, this bit is kept to 0.

The step detection interrupt signal can also be checked by reading the IS_STEP_DET bit of the EMB_FUNC_STATUS embedded functions register or the IS_STEP_DET bit of the EMB_FUNC_STATUS_MAINPAGE register.

The IS_STEP_DET bit can have different behaviors, as summarized in the table below, depending on the value of the PEDO_SC_DELTAT bit in the EMB_FUNC_SRC embedded functions register and the CARRY_COUNT_EN bit in the PEDO_CMD_REG embedded advanced features register.

PEDO_SC_DELTAT	CARRY_COUNT_EN	IS_STEP_DET		
PEDO_SC_DELTAT = 0	0	STEPCOUNTER_BIT_SET		
PEDO_SC_DELTAT > 0	0	STEP_COUNT_DELTA_IA		
PEDO_SC_DELTAT ≥ 0	1	STEP_OVERFLOW		

Table 37. IS_STEP_DET configuration

The IS_STEP_DET interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1_STEP_DETECTOR/INT2_STEP_DETECTOR bit of the EMB_FUNC_INT1/EMB_FUNC_INT2 register to 1. In this case it is mandatory to also enable the embedded functions event routing to the INT1/INT2 interrupt pin by setting the INT1_EMB_FUNC/INT2_EMB_FUNC bit of the MD1_CFG/MD2_CFG register.

The behavior of the interrupt signal is pulsed by default. The duration of the pulse is equal to 1/26 Hz. Latched mode can be enabled by setting the EMB_FUNC_LIR bit of the PAGE_RW embedded functions register to 1. In this case, the interrupt signal is reset by reading the IS_STEP_DET bit of the EMB_FUNC_STATUS embedded functions register or the IS_STEP_DET bit of the EMB_FUNC_STATUS_MAINPAGE register.

The step counter can be batched in FIFO (see Section 9 First-in, first out (FIFO) buffer for details).

AN5272 - Rev 3 page 59/138



A basic SW routine which shows how to enable step counter detection is as follows:

Write 80h to FUNC_CFG_ACCESS // Enable access to embedded functions registers Write 40h to PAGE_RW // Select write operation mode 2. Write 11h to PAGE_SEL // Select page 1 3. Write 83h to PAGE_ADDR // Set embedded advanced features register to be written (PEDO_CMD_REG) 4. Write 04h to PAGE_VALUE // Enable false positive rejection block (FP_REJECTION_EN = 1) 5. Write 00h to PAGE_RW // Write operation mode disabled 6. 7. Write 08h to EMB_FUNC_EN_A // Enable pedometer Write 10h to EMB_FUNC_EN_B // Enable pedometer false-positive rejection block and advanced detection feature block (MLC_EN = 1) Write 08h to EMB_FUNC_INT1 // Step detection interrupt driven to INT1 pin 10. Write 00h to FUNC_CFG_ACCESS // Disable access to embedded functions registers 11. Write 02h to MD1_CFG // Enable embedded functions interrupt routing 12. Write 28h to CTRL1_XL // Turn on the accelerometer

// ODR_XL = 26 Hz, FS_XL = $\pm 4 g$

AN5272 - Rev 3 page 60/138



6.2 Significant motion

The significant motion function generates an interrupt when a 'significant motion', that could be due to a change in user location, is detected. In the device this function has been implemented in hardware using only the accelerometer.

The significant motion functionality can be used in location-based applications in order to receive a notification indicating when the user is changing location.

The significant motion function works at 26 Hz, so the accelerometer ODR must be set at a value of 26 Hz or higher. It generates an interrupt when the difference between the number of steps counted from its initialization/reset is higher than 10 steps. After an interrupt generation, the algorithm internal state is reset.

In order to enable significant motion detection it is necessary to set the SIGN_MOTION_EN bit of the EMB_FUNC_EN_A embedded functions register to 1. The algorithm can be re-initialized by asserting the SIG_MOT_INIT bit of the EMB_FUNC_INIT_A embedded functions register.

Note: The significant motion feature automatically enables the internal step counter algorithm.

The significant motion interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1_SIG_MOT/INT2_SIG_MOT bit of the EMB_FUNC_INT1/EMB_FUNC_INT2 register to 1. In this case it is mandatory to also enable the embedded functions event routing to the INT1/INT2 interrupt pin by setting the INT1_EMB_FUNC/INT2_EMB_FUNC bit of the MD1_CFG/MD2_CFG register.

The significant motion interrupt signal can also be checked by reading the IS_SIGMOT bit of the EMB_FUNC_STATUS embedded functions register or the IS_SIGMOT bit of the EMB_FUNC_STATUS_MAINPAGE register.

The behavior of the significant motion interrupt signal is pulsed by default. The duration of the pulse is equal to 1/26 Hz. Latched mode can be enabled by setting the EMB_FUNC_LIR bit of the PAGE_RW embedded functions register to 1: in this case, the interrupt signal is reset by reading the IS_SIGMOT bit of the EMB_FUNC_STATUS embedded functions register or the IS_SIGMOT bit of the EMB_FUNC_STATUS_MAINPAGE register.

A basic SW routine which shows how to enable significant motion detection is as follows:

1. Write 80h to FUNC_CFG_ACCESS

2. Write 20h to EMB_FUNC_EN_A

3. Write 20h to EMB_FUNC_INT1

4. Write 80h to PAGE_RW

5. Write 00h to FUNC_CFG_ACCESS

6. Write 02h to MD1 CFG

Write 20h to CTRL1_XL

// Enable access to embedded functions registers

// Enable significant motion detection

// Significant motion interrupt driven to INT1 pin

// Enable latched mode for embedded functions

// Disable access to embedded functions registers

// Enable embedded functions interrupt routing

// Turn on the accelerometer

// ODR_XL = 26 Hz, FS_XL = $\pm 2 g$

AN5272 - Rev 3 page 61/138



6.3 Relative tilt

The tilt function allows detecting when an activity change occurs (e.g. when phone is in a front pocket and the user goes from sitting to standing or from standing to sitting). In the device it has been implemented in hardware using only the accelerometer.

The tilt function works at 26 Hz, so the accelerometer ODR must be set at a value of 26 Hz or higher.

In order to enable the relative tilt detection function it is necessary to set the TILT_EN bit of the EMB_FUNC_EN_A embedded functions register to 1. The algorithm can be re-initialized by asserting the TILT_INIT bit of the EMB_FUNC_INIT_A embedded functions register.

If the device is configured for tilt event detection, an interrupt is generated when the device is tilted by an angle greater than 35 degrees from the start position. The start position is defined as the position of the device when the tilt detection is enabled/re-initialized or the position of the device when the last tilt interrupt was generated.

After this function is enabled or re-initialized, the tilt logic typically requires a 2-second settling time before being able to generate the first interrupt.

In the example shown in Figure 20. Tilt example tilt detection is enabled when the device orientation corresponds to "start position #0". The first interrupt is generated if the device is rotated by an angle greater than 35 degrees from the start position. After the first tilt detection interrupt is generated, the new start position (#1) corresponds to the position of the device when the previous interrupt was generated (final position #0), and the next interrupt signal will be generated as soon as the device is tilted by an angle greater than 35 degrees, entering the blue zone surrounding the start position #1.




Figure 20. Tilt example

The tilt interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the INT1_TILT/INT2_TILT bit of the EMB_FUNC_INT1/EMB_FUNC_INT2 register to 1. In this case it is mandatory to also enable the embedded functions event routing to the INT1/INT2 interrupt pin by setting the INT1_EMB_FUNC/INT2_EMB_FUNC bit of MD1_CFG/MD2_CFG register.

The tilt interrupt signal can also be checked by reading the IS_TILT bit of the EMB_FUNC_STATUS embedded functions register or the IS_TILT bit of the EMB_FUNC_STATUS_MAINPAGE register.

The behavior of the tilt interrupt signal is pulsed by default. The duration of the pulse is equal to 1/26 Hz. Latched mode can be enabled by setting the EMB_FUNC_LIR bit of the PAGE_RW embedded functions register to 1. In this case, the interrupt signal is reset by reading the IS_TILT bit of the EMB_FUNC_STATUS embedded functions register or the IS_TILT bit of the EMB_FUNC_STATUS_MAINPAGE register.

AN5272 - Rev 3 page 62/138



Hereafter a basic SW routine which shows how to enable the tilt detection function:

- 1. Write 80h to FUNC_CFG_ACCESS
- 2. Write 10h to EMB_FUNC_EN_A
- 3. Write 10h to EMB_FUNC_INT1
- 4. Write 80h to PAGE_RW
- 5. Write 00h to FUNC_CFG_ACCESS
- 6. Write 02h to MD1_CFG
- 7. Write 20h to CTRL1_XL

- // Enable access to embedded functions registers
- // Enable tilt detection
- // Tilt interrupt driven to INT1 pin
- // Enable latched mode for embedded functions
- // Disable access to embedded functions registers
- // Enable embedded functions interrupt routing
- // Turn on the accelerometer
- // ODR_XL = 26 Hz, $FS_XL = \pm 2 g$

AN5272 - Rev 3 page 63/138



6.4 Timestamp

Together with sensor data the device can provide timestamp information.

To enable this functionality the TIMESTAMP_EN bit of the CTRL10_C register has to be set to 1. The time step count is given by the concatenation of the TIMESTAMP3 & TIMESTAMP2 & TIMESTAMP1 & TIMESTAMP0 registers and is represented as a 32-bit unsigned number.

The nominal timestamp resolution is $25 \mu s$. It is possible to get the actual timestamp resolution value through the FREQ_FINE[7:0] bits of the INTERNAL_FREQ_FINE register, which contains the difference in percentage of the actual ODR (and timestamp rate) with respect to the nominal value.

$$t_{actual}[\mu s] = \frac{1}{40000 \cdot (1 + 0.0015 \cdot FREQ_FINE)}$$

Similarly, it is possible to get the actual output data rate by using the following formula:

$$ODR_{actual}[Hz] = \frac{6667 + 0.0015 \cdot FREQ_FINE \cdot 6667}{ODR_{coeff}}$$

where the ODR_{coeff} values are indicated in the table below.

Table 38. ODR_{coeff} values

Selected ODR [Hz]	ODR _{coeff}
12.5	512
26	256
52	128
104	64
208	32
417	16
833	8
1667	4
3333	2
6667	1

If both the accelerometer and the gyroscope are in Power-Down mode, the timestamp counter does not work and the timestamp value is frozen at the last value.

When the maximum value 4294967295 LSB (equal to FFFFFFFh) is reached corresponding to approximately 30 hours, the counter is automatically reset to 00000000h and continues to count. The timer count can be reset to zero at any time by writing the reset value AAh in the TIMESTAMP2 register.

The TIMESTAMP_ENDCOUNT bit of the ALL_INT_SRC goes high 6.4 ms before the occurrence of a timestamp overrun condition. This flag is reset when the ALL_INT_SRC register is read. It is also possible to route this signal on the INT2 pin (75 µs duration pulse) by setting the INT2 TIMESTAMP bit of MD2 CFG to 1.

The timestamp can be batched in FIFO (see Section 9 First-in, first out (FIFO) buffer for details).

AN5272 - Rev 3 page 64/138



7 Mode 2 - sensor hub mode

The hardware flexibility of the LSM6DSOX allows connecting the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub. When sensor hub mode (Mode 2) is enabled, both the primary I²C/MIPI I3CSM/SPI (3- and 4-wire) slave interface and the I²C master interface for the connection of external sensors are available. Mode 2 connection mode is described in detail in the following paragraphs.

7.1 Sensor hub mode description

In sensor hub mode (Mode 2) up to 4 external sensors can be connected to the I²C master interface of the device. The sensor hub trigger signal can be synchronized with the accelerometer/gyroscope data-ready signal (up to 104 Hz). In this configuration, the sensor hub ODR can be configured through the SHUB_ODR_[1:0] bits of the SLAVEO_CONFIG register. Alternatively, an external signal connected to the INT2 pin can be used as the sensor hub trigger. In this second case, the maximum ODR supported for external sensors depends on the number of read / write operations that can be executed between two consecutive trigger signals.

On the sensor hub trigger signal, all the write and read I²C operations configured through the registers SLVx_ADD, SLVx_SUBADD, SLAVEx_CONFIG and DATAWRITE_SLV0 are performed sequentially from external sensor 0 to external sensor 3 (depending on the external sensors enabled through the AUX_SENS_ON[1:0] field in the MASTER_CONFIG register).

External sensor data can also be stored in FIFO (see Section 9 First-in, first out (FIFO) buffer for details).

If both the accelerometer and the gyroscope are in Power-Down mode, the sensor hub does not work.

All external sensors have to be connected in parallel to the SDx/SCx pins of the device, as illustrated in Figure 21. External sensor connections in Mode 2 for a single external sensor. External pull-up resistors and the external trigger signal connection are optional and depend on the configuration of the registers.




Figure 21. External sensor connections in Mode 2

AN5272 - Rev 3 page 65/138



7.2 Sensor hub mode registers

The sensor hub configuration registers and output registers are accessible when the bit SHUB_REG_ACCESS of the FUNC_CFG_ACCESS register is set to 1. After setting the SHUB_REG_ACESS bit to 1, only sensor hub registers are available. In order to guarantee the correct register mapping for other operations, after the sensor hub configuration or output data reading, the SHUB_REG_ACCESS bit of the FUNC_CFG_ACCESS register must be set to 0.

The MASTER_CONFIG register has to be used for the configuration of the I²C master interface.

A set of registers SLVx_ADD, SLVx_SUBADD, SLAVEx_CONFIG is dedicated to the configuration of the 4 slave interfaces associated to the 4 connectable external sensors. An additional register, DATAWRITE_SLV0, is associated to slave #0 only. It has to be used to implement the write operations.

Finally, 18 registers (from SENSOR_HUB_1 to SENSOR_HUB_18) are available to store the data read from the external sensors.

7.2.1 MASTER_CONFIG (14h)

This register is used to configure the I²C master interface.

b7	b6	b5	b4	b3	b2	b1	b0
RST_ MASTER_	WRITE_ ONCE	START_ CONFIG	PASS_ THROUGH	SHUB_	MASTER_ON	AUX_ SENS_	AUX_ SENS_
REGS	ONCE	CONFIG	_MODE	PU_EN		ON1	ON0

Table 39. MASTER_CONFIG register

- RST_MASTER_REGS bit is used to reset the I²C master interface, configuration and output registers. It
 must be manually asserted and de-asserted.
- WRITE_ONCE bit is used to limit the write operations on slave 0 to only one occurrence (avoiding to repeat
 the same write operation multiple times). If this bit is not asserted, a write operation is triggered at each
 ODR.

Note: The WRITE_ONCE bit must be set to 1 if the slave 0 is used for reading.

- START_CONFIG bit selects the sensor hub trigger signal.
 - When this bit is set to 0, the accelerometer/gyroscope sensor has to be active (not in Power-Down mode) and the sensor hub trigger signal is the accelerometer/gyroscope data-ready signal, with a frequency defined by the SHUB_ODR_[1:0] bits of the SLAVE0_CONFIG register (up to 104 Hz).
 - When this bit is set to 1, at least one sensor between the accelerometer and the gyroscope has to be active and the sensor hub trigger signal is the INT2 pin. In fact, when both the MASTER_ON bit and START_CONFIG bit are set to 1, the INT2 pin is configured as an input signal. In this case, the INT2 pin has to be connected to the data-ready pin of the external sensor (Figure 21. External sensor connections in Mode 2) in order to trigger the read/write operations on the external sensor registers. Sensor hub interrupt from INT2 is 'high-level triggered' (not programmable).

Note: In case of external trigger signal usage (START_CONFIG=1), if the INT2 pin is connected to the data-ready pin of the external sensor (Figure 21. External sensor connections in Mode 2) and the latter is in Power-Down mode, then no data-ready signal can be generated by the external sensor. For this reason, the initial configuration of the external sensor's register has to be performed using the internal trigger signal (START_CONFIG=0). After the external sensor is activated and the data-ready signal is available, the external trigger signal can be used by switching the START_CONFIG bit to 1.

- PASS_THROUGH_MODE bit is used to enable/disable the I²C interface pass-through. When this bit is set to
 1, the main I²C line (e.g. connected to an external microcontroller) is short-circuited with the auxiliary one, in
 order to implement a direct access to the external sensor registers. See Section 7.3 Sensor hub passthrough feature for details.
- SHUB_PU_EN bit enables/disables the internal pull-up on the I²C master line. When this bit is set to 0, the internal pull-up is disabled and the external pull-up resistors on the SDx/SCx pins are required, as shown in Figure 21. External sensor connections in Mode 2. When this bit is set to 1, the internal pull-up is enabled

AN5272 - Rev 3 page 66/138



- (regardless of the configuration of the MASTER_ON bit) and the external pull-up resistors on the SDx/SCx pins are not required.
- MASTER_ON bit has to be set to 1 to enable the auxiliary I²C master of the device (sensor hub mode). In
 order to change the sensor hub configuration at runtime or when setting the accelerometer and gyroscope
 sensor in Power-Down mode, or when applying the software reset procedure, the I²C master must be
 disabled, followed by a 300 µs wait. The following procedure must be implemented:
- 1. Turn off I²C master by setting MASTER ON = 0.
- Wait 300 µs.
- 3. Change the configuration of the sensor hub registers or set the accelerometer/gyroscope in Power-Down mode or apply the software reset procedure.
- AUX_SENS_ON[1:0] bits have to be set accordingly to the number of slaves to be used. I²C transactions are performed sequentially from slave 0 to slave 3. The possible values are:
 - 00b: one slave;
 - 01b: two slaves;
 - 10b: three slaves;
 - 11b: four slaves.

7.2.2 STATUS_MASTER (22h)

The STATUS_MASTER register, similarly to the other sensor hub configurations and output registers, can be read only after setting the SHUB_REG_ACCESS bit of the FUNC_CFG_ACCESS register to 1. The STATUS_MASTER register is also mapped to the STATUS_MASTER_MAINPAGE register, which can be directly read without enabling access to the sensor hub registers.

b7	b6	b5	b4	b3	b2	b1	b0
WR_ ONCE_ DONE	SLAVE3_ NACK	SLAVE2_ NACK	SLAVE1_ NACK	SLAVE0_ NACK	0	0	SENS_ HUB_ ENDOP

Table 40. STATUS_MASTER / STATUS_MASTER_MAINPAGE register

- WR_ONCE_DONE bit is set to 1 after a write operation performed with the WRITE_ONCE bit configured to 1 in the MASTER_CONFIG register. This bit can be polled in order to check if the single write transaction has been completed.
- SLAVEx_NACK bits are set to 1 if a "not acknowledge" event happens during the communication with the corresponding slave x.
- SENS_HUB_ENDOP bit reports the status of the I²C master: during the idle state of the I²C master, this bit is equal to 1; it goes to 0 during I²C master read/write operations.

When a sensor hub routine is completed, this bit automatically goes to 1 and the external sensor data are available to be read from the SENSOR_HUB_x registers (depending on the configuration of the SLVx_ADD, SLVx_SUBADD, SLAVEx_CONFIG registers).

Information about the status of the I²C master can be driven to the INT1 interrupt pin by setting the INT1_SHUB bit of the MD1_CFG register to 1.This signal goes high on a rising edge of the SENS_HUB_ENDOP signal and it is cleared only if the STATUS_MASTER_MAINPAGE register is read.

AN5272 - Rev 3 page 67/138



7.2.3 SLV0_ADD (15h), SLV0_SUBADD (16h), SLAVE0_CONFIG (17h)

The sensor hub registers used to configure the I²C slave interface associated to the first external sensor are described hereafter.

Table 41. SLV0_ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave0 _add6	slave0 _add5	slave0 _add4	slave0 _add3	slave0 _add2	slave0 _add1	slave0 _add0	rw_0

- slave0 add[6:0] bits are used to indicate the I²C slave address of the first external sensor.
- rw_0 bit configures the read/write operation to be performed on the first external sensor (0: write operation; 1: read operation). The read/write operation is executed when the next sensor hub trigger event occurs.

Table 42. SLV0_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave0 _reg7	slave0 _reg6	slave0 _reg5	slave0 _reg4	slave0 _reg3	slave0 _reg2	slave0 _reg1	slave0 _reg0

• slave0_reg[7:0] bits are used to indicate the address of the register of the first external sensor to be written (if the rw_0 bit of the SLV0_ADD register is set to 0) or the address of the first register to be read (if the rw_0 bit is set to 1).

Table 43. SLAVE0_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
SHUB_ ODR_1	SHUB_ ODR_0	0	0	BATCH_ EXT_ SENS_0_EN	Slave0 _numop2	Slave0 _numop1	Slave0 _numop0

- SHUB_ODR_[1:0] bits are used to configure the sensor hub output data rate when using internal trigger (accelerometer/gyroscope data-ready signals). The sensor hub output data rate can be configured to four possible values, limited by the ODR of the accelerometer and gyroscope sensors:
 - 00b: 104 Hz;
 - 01b: 52 Hz;
 - 10b: 26 Hz;
 - 11b: 12.5 Hz.

The maximum allowed value for the SHUB_ODR_[1:0] bits corresponds to the maximum ODR between the accelerometer and gyroscope sensors.

- BATCH_EXT_SENS_0_EN bit is used enable the batching in FIFO of the external sensor associated to slave0.
- Slave0_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed on the first external sensor starting from the register address indicated in the SLV0_SUBADD register.

AN5272 - Rev 3 page 68/138



7.2.4 SLV1_ADD (18h), SLV1_SUBADD (19h), SLAVE1_CONFIG (1Ah)

The sensor hub registers used to configure the I²C slave interface associated to the second external sensor are described hereafter.

Table 44. SLV1_ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave1 _add6	slave1 _add5	slave1 _add4	slave1 _add3	slave1 _add2	slave1 _add1	slave1 _add0	r_1

- slave1 add[6:0] bits are used to indicate the I²C slave address of the second external sensor.
- r_1 bit enables/disables the read operation to be performed on the second external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 45. SLV1_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave1 _reg7	slave1 _reg6	slave1 _reg5	slave1 _reg4	slave1 _reg3	slave1 _reg2	slave1 _reg1	slave1 _reg0

• Slave1_reg[7:0] bits are used to indicate the address of the register of the second external sensor to be read when the r 1 bit of SLV1 ADD register is set to 1.

Table 46. SLAVE1_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	BATCH_ EXT_ SENS_1_EN	Slave1 _numop2	Slave1 _numop1	Slave1 _numop0

 BATCH_EXT_SENS_1_EN bit is used enable the batching in FIFO of the external sensor associated to slave1.

Slave1_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed on the second external sensor starting from the register address indicated in the SLV1_SUBADD register.

AN5272 - Rev 3 page 69/138



7.2.5 SLV2_ADD (1Bh), SLV2_SUBADD (1Ch), SLAVE2_CONFIG (1Dh)

The sensor hub registers used to configure the I²C slave interface associated to the third external sensor are described hereafter.

Table 47. SLV2_ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave2 _add6	slave2 _add5	slave2 _add4	slave2 _add3	slave2 _add2	slave2 _add1	slave2 _add0	r_2

- Slave2 add[6:0] bits are used to indicate the I²C slave address of the third external sensor.
- r_2 bit enables/disables the read operation to be performed on the third external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 48. SLV2_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave2 _reg7	slave2 _reg6	slave2 _reg5	slave2 _reg4	slave2 _reg3	slave2 _reg2	slave2 _reg1	slave2 _reg0

• Slave2_reg[7:0] bits are used to indicate the address of the register of the third external sensor to be read when the r_2 bit of the SLV2_ADD register is set to 1.

Table 49. SLAVE2_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	BATCH_ EXT_ SENS_2_EN	Slave2 _numop2	Slave2 _numop1	Slave2 _numop0

- BATCH_EXT_SENS_2_EN bit is used enable the batching in FIFO of the external sensor associated to slave2.
- Slave2_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed
 on the third external sensor starting from the register address indicated in the SLV2_SUBADD register.

AN5272 - Rev 3 page 70/138



7.2.6 SLV3_ADD (1Eh), SLV3_SUBADD (1Fh), SLAVE3_CONFIG (20h)

The sensor hub registers used to configure the I²C slave interface associated to the fourth external sensor are described hereafter.

Table 50. SLV3_ADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave3 _add6	slave3 _add5	slave3 _add4	slave3 _add3	slave3 _add2	slave3 _add1	slave3 _add0	r_3

- Slave3_add[6:0] bits are used to indicate the I²C slave address of the fourth external sensor.
- r_3 bit enables/disables the read operation to be performed on the fourth external sensor (0: read operation disabled; 1: read operation enabled). The read operation is executed when the next sensor hub trigger event occurs.

Table 51. SLV3_SUBADD register

b7	b6	b5	b4	b3	b2	b1	b0
slave3 _reg7	slave3 _reg6	slave3 _reg5	slave3 _reg4	slave3 _reg3	slave3 _reg2	slave3 _reg1	slave3 _reg0

• Slave3_reg[7:0] bits are used to indicate the address of the register of the fourth external sensor to be read when the r_3 bit of the SLV3_ADD register is set to 1.

Table 52. SLAVE3_CONFIG register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	BATCH_ EXT_ SENS_3_EN	Slave3 _numop2	Slave3 _numop1	Slave3 _numop0

 BATCH_EXT_SENS_3_EN bit is used enable the batching in FIFO of the external sensor associated to slave3.

Slave3_numop[2:0] bits are dedicated to define the number of consecutive read operations to be performed on the fourth external sensor starting from the register address indicated in the SLV3_SUBADD register.

7.2.7 DATAWRITE_SLV0 (0Eh)

Table 53. DATAWRITE_SLV0 register

b7	b6	b5	b4	b3	b2	b1	b0
Slave0_							
dataw7	dataw6	dataw5	dataw4	dataw3	dataw2	dataw1	dataw0

 Slave0_dataw[7:0] bits are dedicated, when the rw_0 bit of SLV0_ADD register is set to 0 (write operation), to indicate the data to be written to the first external sensor at the address specified in the SLV0_SUBADD register.

AN5272 - Rev 3 page 71/138



7.2.8 SENSOR_HUB_x registers

Once the auxiliary I²C master is enabled, for each of the external sensors it reads a number of registers equal to the value of the Slavex_numop (x = 0, 1, 2, 3) field, starting from the register address specified in the SLVx_SUBADD (x = 0, 1, 2, 3) register. The number of external sensors to be managed is specified in the AUX_SENS_ON[1:0] bits of the MASTER_CONFIG register.

Read data are consecutively stored (in the same order they are read) in the device registers starting from the SENSOR_HUB_1 register, as in the example in Figure 22. SENSOR_HUB_X allocation example; 18 registers, from SENSOR_HUB_1 to SENSOR_HUB_18, are available to store the data read from the external sensors.

Figure 22. SENSOR_HUB_X allocation example

		SENSOR_HUB_1	Value of reg 28h]
		SENSOR_HUB_2	Value of reg 29h	Sensor #1
		SENSOR_HUB_3	Value of reg 2Ah	
C	SLV0 SUBADD (16h) = 28h	SENSOR_HUB_4	Value of reg 00h]
Sensor #1	SLAVE0_CONFIG (17h) – Slave0_numop[2:0] = 3	SENSOR_HUB_5	Value of reg 01h	
		SENSOR_HUB_6	Value of reg 02h	Sensor #2
	[SENSOR_HUB_7	Value of reg 03h	3e11301 #2
Sensor #2	SLV1_SUBADD (19h) = 00h SLAVE1_CONFIG (1Ah) - Slave1_numop[2:0] = 6	SENSOR_HUB_8	Value of reg 04h	
	SEAVET_CONFIG (TAII) - Slavet_Intiliop[2.0] - 0	SENSOR_HUB_9	Value of reg 05h	<u>]</u>
	ſ	SENSOR_HUB_10	Value of reg 20h	1
Sensor #3	SLV2_SUBADD (1Ch) = 20h	SENSOR_HUB_11	Value of reg 21h	Sensor #3
	SLAVE2_CONFIG (1Dh) – Slave2_numop[2:0] = 4	SENSOR_HUB_12	Value of reg 22h	Sensor no
		SENSOR_HUB_13	Value of reg 23h	
Compan #4	SLV3_SUBADD (1Fh) = 40h	SENSOR_HUB_14	Value of reg 40h	1
Sensor #4	SLAVE3_CONFIG (20h) – Slave3_numop[2:0] = 5	SENSOR_HUB_15	Value of reg 41h	
		SENSOR_HUB_16	Value of reg 42h	Sensor #4
		SENSOR_HUB_17	Value of reg 43h	
		SENSOR_HUB_18	Value of reg 44h]

AN5272 - Rev 3 page 72/138



7.3 Sensor hub pass-through feature

The PASS_THROUGH_MODE bit of the MASTER_CONFIG register is used to enable/disable the I²C interface pass-through: when it is set to 1, the main I²C line (e.g. connected to an external microcontroller) is short-circuited with the auxiliary one in order to implement a direct access to the external sensor registers. The pass-through feature for external device configuration can be used only if I²C protocol is used on primary interface. This feature can be used to configure the external sensors.

Ext Sensor MCU Vdd IO **DEVICE** Vdd IO SDA **SDx SDA SDA** Vdd_IO Vdd_IO SCL SCX SCL SCL PASS_THROUGH_MODE bit INT2

Figure 23. Pass-through feature

Some limitations must be considered when using the sensor hub and the pass-through feature. Three different scenarios are possible:

- 1. The sensor hub is used with the START_CONFIG bit of the MASTER_CONFIG register set to 0 (internal trigger) and the pass-through feature is not used. There is no limitation on INT2 pin usage.
- 2. The sensor hub is used with the START_CONFIG bit of the MASTER_CONFIG register set to 0 (internal trigger) and the pass-through feature is used. The INT2 pin must be connected to GND. It is not possible to switch to external trigger configuration (by setting the START_CONFIG bit to 1) and the INT2 pin cannot be used for the digital interrupts. Specific procedures have to be applied to enable/disable the pass-through feature which are described in Section 7.3.1 Pass-through feature enable and in Section 7.3.2 Pass-through feature disable.
- 3. The sensor hub is used with the START_CONFIG bit of the MASTER_CONFIG register set to 1 (external trigger). The pass-through feature cannot be used. The INT2 pin has to be connected to the data-ready pin of the external sensor (trigger signal) and the procedure below has to be executed to avoid conflicts with the INT2 line:
 - a. Set either the TRIG_EN or LVL1_EN or LVL2_EN bit of the CTRL6_C register to 1 (to configure the INT2 pin as input pin);
 - b. Configure the external sensors (do not use the pass-through);
 - c. Configure the sensor hub SLAVEx registers;
 - d. Set the START_CONFIG bit of the MASTER_CONFIG register to 1;
 - e. Set the MASTER_ON bit of the MASTER_CONFIG register to 1;
 - f. Reset to 0 the bit in the CTRL6 C register asserted in step a.

Examples of external sensors configuration without using the pass-through is given in Section 7.4 Sensor hub mode example.

AN5272 - Rev 3 page 73/138



7.3.1 Pass-through feature enable

When the embedded sensor hub functionality is disabled, the pass-through feature can be enabled at any time by setting the PASS_THROUGH_MODE bit of the MASTER_CONFIG register to 1.

When the embedded sensor hub functionality is enabled, a specific procedure has to be followed to enable the pass-through feature in order to prevent I²C bus arbitration loss:

- 1. Set the START_CONFIG bit of the MASTER_CONFIG register to 1 in order to disable the sensor hub trigger (external trigger is enabled, but no trigger can be received on the INT2 pin since it's connected to GND);
- Wait at least 5 ms (running I²C operations will be completed);
- 3. Set the MASTER_ON bit of the MASTER_CONFIG register to 0 in order to disable the embedded sensor hub:
- 4. Set the START_CONFIG bit of the MASTER_CONFIG register to 0 in order to restore the sensor hub trigger;
- 5. Set the SHUB PU EN bit of the MASTER CONFIG register to 0 in order to disable the I²C master pull-up;
- Set the PASS_THROUGH_MODE bit of the MASTER_CONFIG register to 1 in order to enable the passthrough feature.

7.3.2 Pass-through feature disable

The procedure below has to be used in order to disable the pass-through:

- 1. Wait for the external microcontroller connected to the main I²C line to complete all running I²C operations. The pass-through must not be disabled in the middle of an I²C transaction;
- 2. Set the PASS_THROUGH_MODE bit of the MASTER_CONFIG register to 0.

At this point, the internal I²C master pull-up can be restored by setting the SHUB_PU_EN bit of the MASTER_CONFIG register to 1, and the auxiliary I²C master can be enabled by setting the MASTER_ON bit of the MASTER CONFIG register to 1.

7.4 Sensor hub mode example

The configuration of the external sensors can be performed using the pass-through feature. This feature can be enabled by setting the PASS_THROUGH_MODE bit of the MASTER_CONFIG register to 1 and implements a direct access to the external sensor registers, allowing quick configuration.

The code provided below gives basic routines to configure a device in sensor hub mode. Three different snippets of code are provided here, in order to present how to easily perform a one-shot write or read operation, using slave 0, and how to set up slave 0 for continuously reading external sensor data.

The PASS THROUGH MODE bit is disabled in all these routines, in order to be as generic as possible.

One-shot read routine (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 104 Hz, without external pull-ups on the I²C auxiliary bus.

1.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
2.	Write EXT_SENS_ADDR 01h to SLV0_ADD	// Configure external device address (EXT_SENS_ADDR)
		// Enable read operation (rw_0 = 1)
3.	Write REG to SLV0_SUBADD	// Configure address (REG) of the register to be read
4.	Write 01h to SLAVE0_CONFIG	// Read one byte, SHUB_ODR = 104 Hz
5.	Write 4Ch to MASTER_CONFIG	// WRITE_ONCE is mandatory for read
		// I ² C master enabled, using slave 0 only
		// I ² C pull-ups enabled on SDx and SCx
6.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers
7.	Read OUTX_H_A register	// Clear accelerometer data-ready XLDA
8.	Poll STATUS_REG, until XLDA = 1	// Wait for sensor hub trigger
9.	Poll STATUS_MASTER_MAINPAGE,	// Wait for sensor hub read transaction
	until SENS_HUB_ENDOP = 1	

AN5272 - Rev 3 page 74/138



10.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
11.	Write 08h to MASTER_CONFIG	// I²C master disable
12.	Wait 300 µs	
13.	Read SENSOR_HUB_1 register	// Retrieve the output of the read operation
14.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers

The one-shot routine can be easily changed to setup the device for **continuous reading** of external sensor data:

1.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
2.	Write EXT_SENS_ADDR 01h to SLV0_ADD	// Configure external device address (EXT_SENS_ADDR)
		// Enable read operation (rw_0 = 1)
3.	Write REG to SLV0_SUBADD	// Configure address (REG) of the register to be read
4.	Write 0xh to SLAVE0_CONFIG	// Read x bytes (up to six), SHUB_ODR = 104 Hz
5.	Write 4Ch to MASTER_CONFIG	// WRITE_ONCE is mandatory for read
		// I ² C master enabled, using slave 0 only
		// I²C pull-ups enabled on SDx and SCx
6.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers

After the execution of step 6, external sensor data are available to be read in sensor hub output registers. The **One-shot write routine** (using internal trigger) is described below. For simplicity, the routine uses the accelerometer configured at 104 Hz, without external pull-ups on the I²C auxiliary bus.

1.	Write 40h to FUNC_CFG_ACCESS	// Enable access to sensor hub registers
2.	Write EXT_SENS_ADDR to SLV0_ADD	// Configure external device address (EXT_SENS_ADDR)
		// Enable write operation (rw_0 = 0)
3.	Write REG to SLV0_SUBADD	// Configure address (REG) of the register to be written
4.	Write 00h to SLAVE0_CONFIG	// SHUB_ODR = 104 Hz
5.	Write VAL to DATAWRITE_SLV0	// Configure value (VAL) to be written in REG
6.	Write 4Ch to MASTER_CONFIG	// WRITE_ONCE enabled for single write
		// I²C master enabled, using slave 0 only
		// I²C pull-ups enabled on SDx and SCx
7.	Poll STATUS_MASTER,	// Wait for sensor hub write transaction
	until WR_ONCE_DONE = 1	
8.	Write 08h to MASTER_CONFIG	// I ² C master disabled
9.	Wait 300 µs	
10.	Write 00h to FUNC_CFG_ACCESS	// Disable access to sensor hub registers

The following sequence configures the LIS2MDL external magnetometer sensor (refer to the datasheet for additional details) in continuous-conversion mode at 100 Hz (enabling temperature compensation, BDU and offset

AN5272 - Rev 3 page 75/138



cancellation features) and reads the magnetometer output registers, saving their values in the SENSOR_HUB_1 to SENSOR_HUB_6 registers.

Write 40h to CTRL1_XL // Turn on the accelerometer (for trigger signal) at 104 Hz Perform one-shot read with // Check LIS2MDL WHO_AM_I register $SLV0_ADD = 3Dh$ // LIS2MDL slave address is 3Ch and rw_0=1 SLV0_SUBADD = 4Fh // WHO_AM_I register address is 4Fh 3. Perform **one-shot write** with // Write LIS2MDL register CFG_REG_A (60h) = 8Ch SLV0_ADD = 3Ch // LIS2MDL slave address is 3Ch and rw_0=0 SLV0_SUBADD = 60h // Enable temperature compensation DATAWRITE_SLV0 = 8Ch // Enable magnetometer at 100 Hz ODR in continuous mode 4. Perform one-shot write with // Write LIS2MDL register CFG_REG_B (61h) = 02h $SLV0_ADD = 3Ch$ // LIS2MDL slave address is 3Ch and rw_0=0 SLV0_SUBADD = 61h // Enable magnetometer offset-cancellation DATAWRITE_SLV0 = 02h 5. Perform one-shot write with // Write LIS2MDL register CFG_REG_B (62h) = 10h SLV0 ADD = 3Ch // LIS2MDL slave address is 3Ch and rw 0=0 SLV0_SUBADD = 62h // Enable magnetometer BDU DATAWRITE_SLV0 = 10h Setup continuous read with // LIS2MDL slave address is 3Ch and rw_0=1 $SLV0_ADD = 3Dh$ // Magnetometer output registers start from 68h SLV0_SUBADD = 68h // Set up a continuous 6-byte read from I²C master interface SLAVE0_CONFIG = 06h

AN5272 - Rev 3 page 76/138



8 Mode 3 and Mode 4 – Auxiliary SPI modes

The Auxiliary SPI modes (Mode 3 and Mode 4) allow accessing the device from multiple external devices: when one of these modes is enabled, both an I²C/SPI (3/4-wire)/MIPI I3CSM slave interface and an Auxiliary SPI (3/4-wire) slave interface are available for connecting external devices.

When Mode 3 is enabled, the gyroscope OIS chain is activated. When Mode 4 is enabled, both the accelerometer OIS chain and the gyroscope OIS chain are activated.

They can be used, for example, in Optical Image Stabilization (OIS) applications to access the device from both the application processor and the camera module at the same time. The camera module can continuously get the sensor data at a high rate for its image stabilization algorithms.

8.1 Auxiliary SPI mode description

The Auxiliary SPI mode can be enabled in two different ways:

- Auxiliary SPI full-control: both the enable/disable of auxiliary interface and the Mode 3/4 configuration are performed through the Auxiliary SPI;
- Primary interface enabling: the enable/disable of auxiliary interface is performed through the primary interface (I²C/SPI (3/4-wire)/MIPI I3CSM slave interface), while the Mode 3/4 configuration is performed through the Auxiliary SPI.

Note: The Auxiliary SPI full-control mode and Primary interface enabling mode are available only if the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS (01h) register is equal to 0. When the OIS_CTRL_FROM_UI bit is set to 1, the Primary interface full-control mode is enabled (see Section 8.6 Primary interface full control for additional details).

The **Auxiliary SPI full-control** has been designed for the case where the camera module is completely independent from the application processor interfacing the device through the primary interface. The Auxiliary SPI mode can be enabled by setting the OIS_EN_SPI2 bit of the SPI2_CTRL1_OIS register. This operation automatically enables the gyroscope OIS chain (Mode 3). In order to enable also the accelerometer OIS chain (Mode 4), the Mode4 EN bit of the SPI2 CTRL1 OIS register can be set to 1.

The **primary interface enabling** has been designed for the case where the camera module can be controlled by the application processor. In this case, it is useful to enable/disable the Auxiliary SPI interface by the primary interface. The primary interface enabling mode can be selected by setting the OIS_ON_EN bit of CTRL7_G to 1. In this case, the Auxiliary SPI mode can be enabled by setting the OIS_ON bit of CTRL7_G register to 1. The OIS_EN_SPI2 bit of SPI2_CTRL1_OIS register becomes read-only and its value is kept to 0. Enabling the Auxiliary SPI mode automatically enables the gyroscope OIS chain (Mode 3). In order to enable also the accelerometer OIS chain (Mode 4), the bit Mode4_EN of the SPI2_CTRL1_OIS register can be set to 1.

Note: The accelerometer cannot be configured in Ultra-Low-Power mode when Mode 3 or Mode 4 is enabled. Furthermore, if the accelerometer is configured in Ultra-Low-Power mode when enabling the OIS (Mode 3 or Mode 4) is required, the device must be configured in Power-Down mode before enabling the OIS chain. For this reason, if the accelerometer Ultra-Low-Power mode is intended to be used, it is recommended to use the primary interface enabling mode, in order to properly manage the accelerometer power mode during Mode 3/4 enable.

When Mode 3 is enabled, the gyroscope output values are available through the Auxiliary SPI interface selected (3/4-wire) with full scale selected through the FS[1:0]_G_OIS and FS_125_OIS bits of SPI2_CTRL1_OIS register and ODR at 6.66 kHz.

If Mode 4 is enabled (by setting the Mode4_EN bit of the SPI2_CTRL1_OIS register to 1 and with gyroscope OIS chain enabled), the accelerometer output values are available at 6.66 kHz ODR through the Auxiliary SPI interface in addition to the gyroscope values. The accelerometer full-scale on the OIS chain can be configured through the FS[1:0] XL OIS bits of the SPI2 CTRL3 OIS register. There are two possible configurations:

- OIS chain full-scale section dependent on the UI chain: it can be selected by setting the XL_FS_MODE bit of CTRL8_XL register to 0. In this case, there are two possible cases:
 - Accelerometer UI chain is not in Power-Down mode: the OIS chain full-scale is the one selected through the FS[1:0]_XL bits of the CTRL1_XL register.
 - Accelerometer UI chain is in Power-Down mode: the OIS chain full-scale is selected through the FS[1:0]_XL_OIS bits of the SPI2_CTRL3_OIS register.

AN5272 - Rev 3 page 77/138



OIS chain full-scale selection independent from UI chain: it can be selected by setting the XL_FS_MODE bit
of the CTRL8_XL register to 1. In this case, the configuration is selected through the FS[1:0]_XL_OIS bits of
the SPI2_CTRL3_OIS register up to 8 g.

The table below summarizes all the possible configurations for the accelerometer OIS chain full-scale selection.

Table 54. Accelerometer OIS chain full-scale selection

	XL_FS_MODE = 0	XL_FS_MODE = 1	
FS[1:0]_XL_OIS	Accelerometer (UI) not in Power-Down mode	Accelerometer (UI) in Power-Down mode	-
00		2 g	2 g
01	Full-scale selected through FS[1:0]_XL bits of	16 <i>g</i>	2 g
10	CTRL1_XL register	4 g	4 g
11		8 g	8 g

The function of the device pins after Mode 3 / Mode 4 is enabled is indicated in the following table.

Table 55. Mode 3/4 pin description

Pin	Mode 3/4 function					
SDx	Auxiliary SPI 3/4-wire interface serial data input (SDI) and SPI 3-wire serial data output (SDO)					
SCx	Auxiliary SPI 3/4-wire serial port clock (SPC)					
OCS_Aux	Auxiliary SPI 3/4-wire chip enable					
SDO_Aux	Auxiliary SPI 4-wire serial data output (SDO)					

The external devices have to be connected to the LSM6DSOX as illustrated in Figure 24), if using the SPI 3-wire interface (SIM_OIS bit in SPI2_CTRL1_OIS = 1). The setup has to be changed accordingly when using the SPI 4-wire interface (connect SDO_Aux pin too).

AN5272 - Rev 3 page 78/138




Figure 24. External controller connections in Mode 3/4 (SPI 3-wire)

The gyroscope filtering chain is shown in the following figure. A digital low-pass filter LPF1 is dedicated to the OIS chain and it is possible to configure four different cutoff bandwidths. A digital high-pass filter is shared between the UI and OIS chain. It is not possible to enable the high-pass filter on both the UI chain and the OIS chain. If both the HP_EN_G bit of the CTRL7_G register and the HP_EN_OIS bit of the SPI2_CTRL2_OIS register are set to 1, the high-pass filter is applied to the UI chain only.





Figure 25. Gyroscope filtering chain

The accelerometer filtering chain is shown in the following figure. A digital low-pass filter LPF_OIS is dedicated to the OIS chain and it is possible to configure eight different cutoff bandwidths.

AN5272 - Rev 3 page 79/138



Figure 26. Accelerometer filtering chain



AN5272 - Rev 3 page 80/138



8.2 Auxiliary SPI mode registers

The primary interface is always available and the gyroscope output values can be read in registers from OUTX_L_G to OUTZ_H_G (22h to 27h) with full scale and ODR selectable through the CTRL2_G register. Similarly, the accelerometer output values can be read through the primary interface in registers from OUTX_L_A to OUTZ_H_A (28h to 2Dh) with full scale and ODR selectable through the CTRL1_XL register.

The accelerometer/gyroscope data stored in FIFO can be accessed through the primary interface only.

The value of the bits of the SPI2_INT_OIS, SPI2_CTRL1_OIS, SPI2_CTRL2_OIS, SPI2_CTRL3_OIS registers can be modified through the Auxiliary SPI interface only (these registers are read-only when accessed through the primary interface). These are the only registers that can be written through the Auxiliary SPI interface; all the other read/write registers can be written through the primary interface only and can be only read by the Auxiliary SPI.

When Mode 3 is enabled, the gyroscope output values can be read in registers from SPI2_OUTX_L_G_OIS to SPI2_OUTZ_H_G_OIS (22h to 27h) through the Auxiliary SPI interface. When new gyroscope data is available on the OIS chain, the GDA bit of the SPI2_STATUS_REG_OIS register is set to 1; it is reset when one of the high parts of the output data registers (23h, 25h, 27h) is read. The GYRO_SETTLING bit in the SPI2_STATUS_REG_OIS register is equal to 1 when the gyro OIS chain is in settling phase. The data read during this settling phase are not valid. It is recommended to check the status of this bit to understand when valid data are available.

When Mode 4 is enabled, in addition to the gyroscope output values (in registers 22h to 27h), the accelerometer output values can also be read in registers from SPI2_OUTX_L_A_OIS to SPI2_OUTZ_H_A_OIS (28h to 2Dh) through the Auxiliary SPI interface. When new accelerometer data is available on the OIS chain, the XLDA bit of the SPI2_STATUS_REG_OIS register is set to 1; it is reset when one of the high parts of the output data registers (29h, 2Bh, 2Dh) is read.

Also the temperature sensor output data can be read through the Auxiliary SPI interface by reading the SPI2_OUT_TEMP_L and SPI2_OUT_TEMP_H registers.

All the registers of the device can be read at the same time from both the external master devices.

8.2.1 SPI2_INT_OIS (6Fh)

Table 56. SPI2_INT_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
INT2_ DRDY_OIS	LVL2_OIS	DEN_LH_OIS	-	-	0	ST1_XL_OIS	ST0_XL_OIS

- INT2_DRDY_OIS bit can be used to drive the DRDY signal of the OIS chain to the INT2 pin. The DRDY signal of the OIS chain is always pulsed; latched mode is not available. The interrupt signal routed to the INT2 pin is masked until the GYRO_SETTLING bit of the SPI2_STATUS_REG_OIS register goes to 1.
- LVL2_OIS enables, in combination with the LVL1_OIS bit of the SPI2_CTRL1_OIS register, level-sensitive trigger/latched mode on the OIS chain; refer to Section 8.2.2 SPI2_CTRL1_OIS (70h) for details.
- DEN_LH_OIS bit can be used to select DEN signal polarity on OIS chain: if it is set to 0, DEN pin is active-low; otherwise, it is active-high.
- ST[1:0]_XL_OIS can be set in order to select the self-test on accelerometer OIS chain (see Section 11 Self-test for further details).

AN5272 - Rev 3 page 81/138



8.2.2 SPI2_CTRL1_OIS (70h)

Table 57. SPI2_CTRL1_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
0	LVL1_OIS	SIM_OIS	Mode4_EN	FS1_G_OIS	FS0_G_OIS	FS_125_OIS	OIS_EN_SPI2

- LVL1_OIS can be used, in combination with the LVL2_OIS bit of the SPI2_INT_OIS register, to enable level sensitive trigger mode on OIS (Table 58. DEN mode selection).
- SIM_OIS bit has to be set to 1 in order to enable the 3-wire Auxiliary SPI interface, otherwise 4-wire Auxiliary SPI interface is used.
- Mode4_EN bit enables the accelerometer OIS chain (Mode 4); the gyroscope OIS chain must be enabled too.
- FS[1:0]_G_OIS bits can be used to select the gyroscope OIS full-scale (when FS_125_OIS bit is set to 0), similarly to the FS[1:0] G bits of the CTRL2 G register.
- FS_125_OIS bit enables ±125 dps full-scale on the gyroscope OIS chain. If it is equal to 0, full-scale is selected through the FS[1:0]_G_OIS bits.
- OIS_EN_SPI2 bit can be set to 1 in order to enable the OIS chain data processing for the gyroscope (Mode 3) through the Auxiliary SPI interface if using Auxiliary SPI full-control mode.

DEN mode on the OIS side can be enabled using the LVL1_OIS bit of the SPI2_CTRL1_OIS register and the LVL2_OIS bit of register SPI2_INT_OIS.

Table 58. DEN mode selection

LVL1_OIS, LVL2_OIS	DEN mode (OIS chain)
00	DEN mode on OIS path disabled
10	Level-sensitive trigger mode is selected
11	Level-sensitive latched mode is selected

DEN mode on the OIS path is active on the gyroscope sensor only. Once one of the two OIS DEN modes is enabled, the LSB bit of all three axes changes as described in Section 4.8 DEN (data enable). In this case, there is no possibility to select one or two axes only.

AN5272 - Rev 3 page 82/138



8.2.3 SPI2_CTRL2_OIS (71h)

Table 59. SPI2_CTRL2_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
-	-	HPM1_OIS	HPM0_OIS	0	FTYPE_1 _OIS	FTYPE_0 _OIS	HP_EN_OIS

• HPM[1:0]_OIS bits can be used to select the digital HP filter cutoff on the gyroscope OIS side. The table below shows the available configurations.

Table 60. Gyroscope OIS chain HPF cutoff selection

HPM[1:0]_OIS	Cutoff [Hz]	Settling time [s]
00	0.016	45
01	0.065	11
10	0.26	3
11	1.04	0.7

• FTYPE_[1:0]_OIS bits can be used to select the digital LPF1 filter bandwidth. The table below shows the cutoff and phase delay values obtained with all the configurations.

Table 61. LPF1 filter configuration

FTYPE_[1:0]_OIS	Cutoff [Hz]	Phase @ 20 Hz [°]	Settling time [# of samples to be discarded]
00	335.50	-6.69	27
01	232.00	-8.78	36
10	171.10	-11.18	48
11	609.00	-4.91	19

 HP_EN_OIS bit can be used to enable the HP filter on the gyroscope OIS chain. The digital HP filter is shared between the gyroscope UI and OIS chains. The HP filter is available on the OIS side only if the HP_EN_OIS bit is set to 1 and the HP_EN_G bit in CTRL7_G is set to 0.

8.2.4 SPI2_CTRL3_OIS (72h)

Table 62. SPI2_CTRL3_OIS register

b7	b6	b5	b4	b3	b2	b1	b0
FS1_XL	FS0_XL	FILTER_XL	FILTER_XL	FILTER_XL	ST1 OIS	ST0 OIS	ST_OIS
_OIS	_OIS	_CONF_OIS_2	_CONF_OIS_1	_CONF_OIS_0	011_010	010_010	_CLAMPDIS

• FS[1:0]_XL_OIS bits can be used to select the accelerometer OIS full-scale, as described in Section 8.1 Auxiliary SPI mode description.

AN5272 - Rev 3 page 83/138



• FILTER_XL_CONF_OIS_[2:0] bits can be used to select the digital LPF_OIS filter bandwidth. The table below shows the cutoff and phase delay values obtained with all configurations.

FILTER_XL_CONF_OIS_[2:0]	Cutoff [Hz]	Phase [°]	Settling time [# of samples to be discarded]
000	289	-5.72 @ 20 Hz	19
001	258	-6.80 @ 20 Hz	21
010	120	-13.20 @ 20 Hz	42
011	65.1	-21.50 @ 20 Hz	80
100	33.2	-19.1 @ 10 Hz	155
101	16.6	-33.5 @ 10 Hz	305
110	8.30	-26.7 @ 4 Hz	600
111	4.14	-26.2 @ 2 Hz	1200

Table 63. LPF_OIS filter configuration

- ST[1:0] OIS can be set in order to select the self-test on the gyroscope OIS chain (see Section 11 Self-test for further details).
 - ST_OIS_CLAMPDIS bit can be used to enable/disable the OIS chain clamp in the gyroscope and accelerometer self-test. If the ST_OIS_CLAMPDIS bit is set to 1, once the gyroscope/accelerometer self-test functionality is enabled, the output values read from the Auxiliary SPI interface show the same variation observed while reading the data from the primary interface. If the ST_OIS_CLAMPDIS bit is set to 0, when the gyroscope/accelerometer self-test functionality is enabled, the output values read from the Auxiliary SPI interface are always clamped to 8000h value. For example, this feature allows the host device connected to the Auxiliary interface to detect when the self-test functionality has been enabled from the UI side. By design, the maximum output value is one LSB lower than 8000h, so if the 8000h is read from the Auxiliary SPI it means that the self-test feature was enabled from the UI side.

8.2.5 SPI2_STATUS_REG_OIS (1Eh)

b7

n

 b6
 b5
 b4
 b3
 b2
 b1
 b0

 0
 0
 0
 0
 GYRO_ SETTLING
 GDA
 XLDA

Table 64. SPI2_STATUS_REG_OIS register

- GYRO_SETTLING bit is set to 1 during the initial settling phase of the gyroscope output. The gyroscope output data generated when this bit is equal to 1 have to be discarded.
 - Note: The GYRO_SETTLING bit does not take into account the gyroscope HP filter. If the HP filter is enabled on the OIS chain, the user should consider its settling time.
- GDA bit is set to 1 when new gyroscope data is available in registers from SPI2_OUTX_L_G_OIS to SPI2_OUTZ_H_G_OIS (22h to 27h) on the OIS chain. It is reset when one of the high parts of the output data registers is read.
- XLDA bit is set to 1 when new accelerometer data is available in registers from SPI2_OUTX_L_A_OIS to SPI2_OUTZ_H_A_OIS (28h to 2Dh) on the OIS chain. It is reset when one of the high parts of the output data register is read.

AN5272 - Rev 3 page 84/138



8.3 OIS chain settling time

Gyroscope and accelerometer sensor reading chains contain low-pass and high-pass filtering capabilities. The gyroscope takes also a maximum time to turn-on of 70 ms. For these reasons, the settling time of the filters and the turn-on time must be taken into account before starting to gather sensor data when the power modes are changed.

The following table shows the settling time for all the possible configurations.

Table 65. OIS chain settling time

Starting mode UI	Starting mode OIS	Target mode OIS	Turn on + filter settling
XL: power-down Gyro: power-down	XL: power-down Gyro: power-down	XL:@6.66 kHz Gyro: @6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: 70 ms + filters settling ⁽²⁾
XL: power-down Gyro: power-down	XL: power-down Gyro: @6.66 kHz (mode 3)	XL: @6.66 kHz Gyro: @6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: first sample correct
XL: @ every ODR and power mode Gyro: power-down	XL: power-down Gyro: power-down	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: 70 ms + filters settling ⁽²⁾
XL: @ every ODR and power mode Gyro: power-down	XL: power-down Gyro: @6.66 kHz (mode 3)	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: first sample correct
XL: power-down Gyro: @ every ODR and power mode	XL: power-down Gyro: power-down	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: filters settling ⁽²⁾
XL: power-down Gyro: @ every ODR and Power Mode	XL: power-down Gyro: @6.66 kHz (mode 3)	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: first sample correct
XL: @ every ODR and power mode Gyro: @ every ODR and power mode	XL: power down Gyro: power down	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: filters settling ⁽²⁾
XL: @ every ODR and power mode Gyro: @ every ODR and power mode	XL: power-down Gyro: @6.66 kHz (mode 3)	XL:@6.66 kHz Gyro:@6.66 kHz (mode 4)	XL: filter settling ⁽¹⁾ Gyro: first sample correct

^{1.} LPF_OIS filter settling time, indicated in Table 63. LPF_OIS filter configuration.

AN5272 - Rev 3 page 85/138

Maximum between settling time of HP (if configured) and LPF1 filters, indicated in Table 60. Gyroscope OIS chain HPF
cutoff selection and Table 61. LPF1 filter configuration.



8.4 Mode 3 - Reading gyroscope data through the Auxiliary SPI

The procedure to be applied after device power-up to read the gyroscope output data through the Auxiliary SPI 3-wire interface is as follows:

8.5 Mode 4 – Reading gyroscope and accelerometer data through the Auxiliary SPI

The procedure to be applied after device power-up to read the gyroscope and accelerometer output data through the Auxiliary SPI 3-wire interface is as follows:

1.	Wait 10 ms	// Boot time
		// Device in power-down after this time period
2.	Write 31h to SPI2_CTRL1_OIS	// Turn gyro on through Auxiliary SPI 3-write interface
		// (OIS Gyro: FS = ± 250 dps / ODR = 6.66 kHz)
		// Enable Mode 4 (Mode4_EN = 1)
3.	Write 00h to SPI2_CTRL3_OIS	// Set XL through Auxiliary SPI 3-wire interface
		// (OIS XL: FS = $\pm 2 g$ / ODR = 6.66 kHz)
4.	Wait 74 ms	// Gyroscope max turn-on time is 70 ms
		// Selected LPF1 (00b) settling time is 4.05 ms
		// (27 samples @ 6.66 kHz)
		// Selected LPF OIS (000b) settling time is 2.85 ms
		// (19 samples @ 6.66 kHz)
5.	Read output registers 22h to 27h	// Read gyroscope output data through Auxiliary SPI
6.	Read output registers 28h to 2Dh	// Read accelerometer output data through Auxiliary SPI

AN5272 - Rev 3 page 86/138



8.6 Primary interface full control

In addition to the Auxiliary SPI full-control and Primary interface enabling described in Section 8.1 Auxiliary SPI mode description, the LSM6DSOX offers a third way to manage the OIS data chain: the Primary interface full control

It allows enabling the OIS chain and getting both UI and OIS data directly through the primary interface connected to the application processor.

The Primary interface full control is enabled by setting the OIS_CTRL_FROM_UI bit in the FUNC_CFG_ACCESS register to 1 from the primary interface (regardless of the value of the OIS_ON_EN bit in CTRL7_G).

After this bit is set to 1, the OIS functionalities can be directly configured from the primary interface using the UI INT OIS, UI CTRL1 OIS, UI CTRL2 OIS, UI CTRL3 OIS registers.

The functionalities associated to the bits of these registers are the same as the ones implemented by the bits contained in the corresponding SPI2_xxx register (see Table 3. SPI registers).

Both Mode 3 and Mode 4 are supported in Primary interface full control. When it is enabled, OIS gyroscope data (at 6.6 kHz rate) are available in registers from UI_OUTX_L_G_OIS to UI_OUTZ_H_G_OIS (4Ah to 4Fh), whereas OIS accelerometer data (at 6.6 kHz rate) are available in registers from UI_OUTX_L_A_OIS to UI_OUTZ_H_A_OIS (50h to 55h).

The UI_STATUS_REG_OIS register (at address 49h) acts as a status register for such data.

In addition, by setting the SPI2_READ_EN bit in the UI_INT_OIS register to '1' it is possible to read the OIS chain data through the Auxiliary SPI interface.

The Auxiliary SPI can also access the SPI2_INT_OIS, SPI2_CTRL1_OIS, SPI2_CTRL2_OIS, and SPI2_CTRL3_OIS registers in read-only mode.

AN5272 - Rev 3 page 87/138



9 First-in, first-out (FIFO) buffer

In order to limit intervention by the host processor and facilitate post-processing data for event recognition, the LSM6DSOX embeds a 3 kbyte (up to 9 kbyte with the compression feature enabled) first-in, first-out buffer (FIFO). The FIFO can be configured to store the following data:

- gyroscope sensor data;
- accelerometer sensor data;
- timestamp data:
- · temperature sensor data;
- external sensor (connected to sensor hub interface) data;
- · step counter (and associated timestamp) data.

Saving the data in FIFO is based on FIFO words. A FIFO word is composed of :

- · tag, 1 byte
- · data, 6 bytes

Data can be retrieved from the FIFO through six dedicated registers, from address 79h to 7Eh: FIFO_DATA_OUT_X_L, FIFO_DATA_OUT_X_H, FIFO_DATA_OUT_Y_L, FIFO_DATA_OUT_Y_H, FIFO_DATA_OUT_Z_L, FIFO_DATA_OUT_Z_H.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO_TAG field of FIFO_DATA_OUT_TAG register that allows recognizing the meaning of a word in FIFO. The applications have maximum flexibility in choosing the rate of batching for sensors with dedicated FIFO configurations.

Six different FIFO operating modes can be chosen through the FIFO_MODE[2:0] bits of the FIFO_CTRL4 register:

- Bypass mode;
- FIFO mode:
- Continuous mode;
- Continuous-to-FIFO mode;
- · Bypass-to-Continuous mode;
- Bypass-to-FIFO mode.

To monitor the FIFO status (full, overrun, number of samples stored, etc...), two dedicated registers are available: FIFO_STATUS1 and FIFO_STATUS2.

Programmable FIFO threshold can be set in FIFO CTRL1 and FIFO CTRL2 using the WTM[8:0] bits.

FIFO full, FIFO threshold and FIFO overrun events can be enabled to generate dedicated interrupts on the two interrupt pins (INT1 and INT2) through the INT1_FIFO_FULL, INT1_FIFO_FTH and INT1_FIFO_OVR bits of the INT1_CTRL register, and through the INT2_FIFO_FULL, INT2_FIFO_FTH and INT2_FIFO_OVR bits of the INT2_CTRL register.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up to 9 kbytes data stored in FIFO and take advantage in terms of interface communication length for FIFO flushing and communication power consumption.

AN5272 - Rev 3 page 88/138



9.1 FIFO description and batched sensors

FIFO is divided into 512 words of 7 bytes each. A FIFO word contains one byte with TAG information and 6 bytes of data: the overall FIFO buffer dimension is equal to 3584 bytes and can contain 3072 bytes of data. The TAG byte contains the information indicating which data is stored in the FIFO data field and other useful information.

FIFO is runtime configurable: a meta-information tag can be enabled in order to notify the user if batched sensor configurations have changed.

Moreover, in order to increase its capability, the FIFO embeds a compression algorithm for accelerometer and gyroscope data (refer to Section 9.10 FIFO compression for further details).

Batched sensors can be classified in three different categories:

- 1. Main sensors, which are physical sensors:
 - a. Accelerometer sensor;
 - b. Gyroscope sensor;
- 2. Auxiliary sensors, which contain information of the status of the device:
 - a. Timestamp sensor;
 - b. Configuration-change sensor (CFG-Change);
 - c. Temperature sensor;
- Virtual sensors:
 - a. External sensors read from sensor hub interface;
 - Step counter sensor.

Data can be retrieved from the FIFO through six dedicated registers: FIFO_DATA_OUT_X_L, FIFO_DATA_OUT_X_H, FIFO_DATA_OUT_Y_L, FIFO_DATA_OUT_Y_H, FIFO_DATA_OUT_Z_L, FIFO_DATA_OUT_Z_H.

A write to FIFO can be triggered by three different events:

- Internal data-ready signal (fastest sensor between accelerometer and gyroscope);
- Sensor hub data-ready;
- Step detection event.

9.2 FIFO registers

The FIFO buffer is managed by:

- Six control registers: FIFO_CTRL1, FIFO_CTRL2, FIFO_CTRL3, FIFO_CTRL4, COUNTER_BDR_REG1, COUNTER_BDR_REG2;
- Two status registers: FIFO_STATUS1 and FIFO_STATUS2;
- Seven output registers (tag + data): FIFO_DATA_OUT_TAG, FIFO_DATA_OUT_X_L, FIFO_DATA_OUT_X_H, FIFO_DATA_OUT_Y_L, FIFO_DATA_OUT_Y_H, FIFO_DATA_OUT_Z_L, FIFO_DATA_OUT_Z_H;
- Some additional bits to route FIFO events to the two interrupt lines: INT1_CNT_BDR, INT1_FIFO_FULL, INT1_FIFO_OVR, INT1_FIFO_TH bits of the INT1_CTRL register and INT2_CNT_BDR, INT2_FIFO_FULL, INT2_FIFO_OVR, INT2_FIFO_TH bits of the INT2_CTRL register;
- Some additional bits for other features:
 - FIFO_COMPR_EN bit of the EMB_FUNC_EN_B embedded function register in order to enable FIFO compression algorithm;
 - PEDO_FIFO_EN bit of the EMB_FUNC_FIFO_CFG register in order to enable step counter batching in FIFO;
 - FIFO_COMPR_INIT bit of the EMB_FUNC_INIT_B embedded function register in order to request a FIFO compression algorithm re-initialization;
 - BATCH_EXT_SENS_0_EN, BATCH_EXT_SENS_1_EN, BATCH_EXT_SENS_2_EN, BATCH_EXT_SENS_3_EN bits of the SLAVE0_CONFIG, SLAVE1_CONFIG, SLAVE2_CONFIG, SLAVE3_CONFIG sensor hub registers, which enable the batching in FIFO of the related external sensors.

AN5272 - Rev 3 page 89/138



9.2.1 FIFO_CTRL1

The FIFO_CTRL1 register contains the lower part of the 9-bit FIFO watermark threshold level. For the complete watermark threshold level configuration, consider also the WTM8 bit of the FIFO_CTRL2 register. 1 LSB value of the FIFO threshold level is referred to as a FIFO word (7 bytes).

The FIFO watermark flag (FIFO_WTM_IA bit in the FIFO_STATUS2 register) rises when the number of bytes stored in the FIFO is equal to or higher than the watermark threshold level.

In order to limit the FIFO depth to the watermark level, the STOP_ON_WTM bit must be set to 1 in the FIFO_CTRL2 register.

Table 66. FIFO_CTRL1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0

9.2.2 FIFO_CTRL2

Table 67. FIFO_CTRL2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STOP_ ON_WTM	FIFO_ COMPR_ RT_EN	0	ODRCHG _EN	0	UNCOPTR _RATE_1	UNCOPTR _RATE_0	WTM8

The FIFO_CTRL2 register contains the upper part of the 9-bit FIFO watermark threshold level (WTM8 bit). For the complete watermark threshold level configuration, consider also the WTM[7:0] bits of the FIFO_CTRL1 register. The register contains the bit STOP_ON_WTM which allows limiting the FIFO depth to the watermark level.

The FIFO_CTRL2 register also contains the bits to manage the FIFO compression algorithm for the accelerometer and gyroscope sensors:

- FIFO_COMPR_RT_EN bit allows runtime enabling / disabling of the compression algorithm: if the bit is set to 1, the compression is enabled, otherwise it is disabled;
- UNCOPTR_RATE_[1:0] configures the compression algorithm to write non-compressed data at a specific rate. The following table summarizes possible configurations.

Table 68. Forced non-compressed data write configurations

UNCOPTR_RATE[1:0]	Forced non-compressed data writes
00	Never
01	Every 8 batch data rate
10	Every 16 batch data rate
11	Every 32 batch data rate

Moreover, the FIFO_CTRL2 register contains the ODRCHG_EN bit which can be set to 1 in order to enable the CFG-Change auxiliary sensor to be batched in FIFO (described in the next sections).

AN5272 - Rev 3 page 90/138



9.2.3 FIFO_CTRL3

Table 69. FIFO_CTRL3 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BDR_GY_3	BDR_GY_2	BDR_GY_1	BDR_GY_0	BDR_XL_3	BDR_XL_2	BDR_XL_1	BDR_XL_0

The FIFO_CTRL3 register contains the fields to select the writing frequency in FIFO for accelerometer and gyroscope sensor data. The selected batch data rate must be equal to or lower than the output data rate configured through the ODR_XL and ODR_G fields of the CTRL1_XL and CTRL2_G registers.

The following tables indicate all the selectable batch data rates.

Table 70. Accelerometer batching data rate

BDR_XL[3:0]	Batching data rate [Hz]
0000	Not batched in FIFO
0001	12.5
0010	26
0011	52
0100	104
0101	208
0110	417
0111	833
1000	1667
1001	3333
1010	6667
1011	1.6

Table 71. Gyroscope batching data rate

BDR_GY[3:0]	Batching data rate [Hz]
0000	Not batched in FIFO
0001	12.5
0010	26
0011	52
0100	104
0101	208
0110	417
0111	833
1000	1667
1001	3333
1010	6667
1011	6.5

AN5272 - Rev 3 page 91/138



9.2.4 FIFO_CTRL4

The FIFO_CTRL4 register contains the fields to select the decimation factor for timestamp batching in FIFO and the batching data rate for the temperature sensor.

The timestamp writing rate is configured to the maximum rate between the accelerometer and gyroscope batching data rate divided by the decimation factor specified in the DEC_TS_BATCH_[1:0] field. The programmable decimation factors are indicated in the table below.

Table 72. Timestamp batching data rate

DEC_TS_BATCH[1:0]	Timestamp batching data rate [Hz]
00	Not batched in FIFO
01	max(BDR_GY[Hz], BDR_XL[Hz], BDR_SHUB[Hz])
10	max(BDR_GY[Hz], BDR_XL[Hz], BDR_SHUB[Hz]) / 8
11	max(BDR_GY[Hz], BDR_XL[Hz], BDR_SHUB[Hz]) / 32

The temperature batching data rate is configurable through the ODR_T_BATCH_[1:0] field as shown in the table below.

Table 73. Temperature sensor batching data rate

ODR_T_BATCH[1:0]	Temperature batching data rate [Hz]
00	Not batched in FIFO
01	1.6
10	12.5
11	52

The FIFO_CTRL4 register also contains the FIFO operating modes bits. FIFO operating modes are described in Section 9.7 FIFO modes.

Table 74. FIFO_CTRL4 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DEC_TS_ BATCH_1	DEC_TS_ BATCH_0	ODR_T_ BATCH_1	ODR_T_ BATCH_0	0	FIFO_ MODE2	FIFO_ MODE1	FIFO_ MODE0

AN5272 - Rev 3 page 92/138



9.2.5 COUNTER_BDR_REG1

Since the FIFO might contain meta-information (i.e. CFG-Change sensor) and accelerometer and gyroscope data might be compressed, the FIFO provides a way to synchronize the FIFO reading on the basis of the accelerometer or gyroscope actual number of samples stored in FIFO: the BDR counter.

The BDR counter can be configured through the COUNTER_BDR_REG1 and COUNTER_BDR_REG2 registers.

Table 75. COUNTER_BDR_REG1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	RST_ COUNTER _BDR	TRIG_ COUNTER _BDR	0	0	CNT_BDR _TH_10	CNT_BDR _TH_9	CNT_BDR _TH_8

RST COUNTER BDR can be asserted to reset the BDR counter: it is automatically reset to zero.

TRIG_COUNTER_BDR selects the trigger for the BDR counter: if it is configured to 0, accelerometer sensor is selected, otherwise gyroscope sensor is selected.

The user can select the threshold which generates the COUNTER_BDR_IA event in the FIFO_STATUS2 register. Once the internal BDR counter reaches the threshold, the COUNTER_BDR_IA bit is set to 1. The threshold is configurable through the CNT_BDR_TH_[10:0] bits. The upper part of the field is contained in register COUNTER_BDR_REG1. 1 LSB value of the CNT_BDR_TH threshold level is referred to as one accelerometer/gyroscope sample (X, Y and Z data).

9.2.6 COUNTER_BDR_REG2

The COUNTER_BDR_REG2 register contains the lower part of the BDR-counter threshold.

Table 76. COUNTER_BDR_REG2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CNT_BDR							
_TH_7	_TH_6	_TH_5	_TH_4	_TH_3	_TH_2	_TH_1	_TH_0

9.2.7 FIFO STATUS1

The FIFO_STATUS1 register, together with the FIFO_STATUS2 register, provides information about the number of samples stored in the FIFO. 1 LSB value of the DIFF_FIFO level is referred to as a FIFO word (7 bytes).

Table 77. FIFO_STATUS1 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DIFF_							
FIFO_7	FIFO_6	FIFO_5	FIFO_4	FIFO_3	FIFO_2	FIFO_1	FIFO_0

AN5272 - Rev 3 page 93/138



9.2.8 FIFO_STATUS2

The FIFO_STATUS2 register, together with the FIFO_STATUS1 register, provides information about the number of samples stored in the FIFO and about the current status (watermark, overrun, full, BDR counter) of the FIFO buffer.

Table 78. FIFO_STATUS2 register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FIFO_	FIFO_	FIFO_	COUNTER	FIFO_OVR_	0	DIFF_	DIFF_
WTM_IA	OVR_IA	FULL_IA	_BDR_IA	LATCHED	U	FIFO_9	FIFO_8

- FIFO_WTM_IA represents the watermark status. This bit goes high when the number of FIFO words (7 bytes each) already stored in the FIFO is equal to or higher than the watermark threshold level. The watermark status signal can be driven to the two interrupt pins by setting to 1 the INT1_FIFO_TH bit of the INT1_CTRL register or the INT2_FIFO_TH bit of the INT2_CTRL register.
- FIFO_OVR_IA goes high when the FIFO is completely filled and at least one sample has already been
 overwritten to store the new data. This signal can be driven to the two interrupt pins by setting to 1 the
 INT1_FIFO_OVR bit of the INT1_CTRL register or the INT2_FIFO_OVR bit of the INT2_CTRL register.
- FIFO_FULL_IA goes high when the next set of data that will be stored in FIFO will make the FIFO completely full (i.e. DIFF_FIFO_9 = 1) or generate a FIFO overrun. This signal can be driven to the two interrupt pins by setting to 1 the INT1_FIFO_FULL bit of the INT1_CTRL register or the INT2_FIFO_FULL bit of the INT2_CTRL register.
- COUNTER_BDR_IA represents the BDR-counter status. This bit goes high when the number of
 accelerometer or gyroscope batched samples (on the base of the selected sensor trigger) reaches the BDRcounter threshold level configured through the CNT_BDR_TH_[10:0] bits of the COUNTER_BDR_REG1 and
 COUNTER_BDR_REG2 registers. The COUNTER_BDR_IA bit is automatically reset when the
 FIFO_STATUS2 register is read. The BDR-counter status can be driven to the two interrupt pins by setting to
 1 the INT1_CNT_BDR bit of the INT1_CTRL register or the INT2_CNT_BDR bit of the INT2_CTRL register.
- FIFO_OVR_LATCHED, as FIFO_OVR_IA, goes high when the FIFO is completely filled and at least one sample has already been overwritten to store the new data. The difference between the two flags is that FIFO_OVR_LATCHED is reset when the FIFO_STATUS2 register is read, whereas the FIFO_OVR_IA is reset when at least one FIFO word is read. This allows detecting a FIFO overrun condition during reading data from FIFO.
- DIFF_FIFO_[9:8] contains the upper part of the number of unread words stored in the FIFO. The lower part is represented by the DIFF_FIFO_[7:0] bits in FIFO_STATUS1. The value of the DIFF_FIFO_[9:0] field corresponds to the number of 7-byte words in the FIFO.

Register content is updated synchronously to the FIFO write and read operations.

Note: The BDU feature also acts on the FIFO_STATUS1 and FIFO_STATUS2 registers. When the BDU bit is set to 1, it is mandatory to read FIFO_STATUS1 first and then FIFO_STATUS2.

9.2.9 FIFO_DATA_OUT_TAG

By reading the FIFO_DATA_OUT_TAG register, it is possible to understand to which sensor the data of the current reading belongs and to check if data are consistent.

Table 79. FIFO_DATA_OUT_TAG register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TAG_	TAG_	TAG_	TAG_	TAG_	TAG_	TAG_	TAG_
SENSOR_4	SENSOR_3	SENSOR_2	SENSOR_1	SENSOR_0	CNT_1	CNT_0	PARITY

- TAG_SENSOR_[4:0] field identifies the sensors stored in the 6 data bytes (Table 80);
- TAG_CNT_[1:0] field identifies the FIFO time slot (described in next sections);

AN5272 - Rev 3 page 94/138



TAG PARITY bit recognizes if the content of the FIFO DATA OUT TAG register is corrupted.

The table below contains all the possible values and associated type of sensor for the TAG SENSOR [4:0] field.

Table 80. TAG_SENSOR field and associated sensor

TAG_SENSOR_[4:0]	Sensor name	Sensor category	Description
0x01	Gyroscope NC	Main	Gyroscope uncompressed data
0x02	Accelerometer NC	Main	Accelerometer uncompressed data
0x03	Temperature	Auxiliary	Temperature data
0x04	Timestamp	Auxiliary	Timestamp data
0x05	CFG_Change	Auxiliary	Meta-information data
0x06	Accelerometer NC_T_2	Main	Accelerometer uncompressed batched at two times the previous time slot
0x07	Accelerometer NC_T_1	Main	Accelerometer uncompressed data batched at the previous time slot
0x08	Accelerometer 2xC	Main	Accelerometer 2x compressed data
0x09	Accelerometer 3xC	Main	Accelerometer 3x compressed data
0x0A	Gyroscope NC_T_2	Main	Gyroscope uncompressed data batched at two times the previous time slot
0x0B	Gyroscope NC_T_1	Main	Gyroscope uncompressed data batched at the previous time slot
0x0C	Gyroscope 2xC	Main	Gyroscope 2x compressed data
0x0D	Gyroscope 3xC	Main	Gyroscope 3x compressed data
0x0E	Sensor Hub Slave 0	Virtual	Sensor hub data from slave 0
0x0F	Sensor Hub Slave 1	Virtual	Sensor hub data from slave 1
0x10	Sensor Hub Slave 2	Virtual	Sensor hub data from slave 2
0x11	Sensor Hub Slave 3	Virtual	Sensor hub data from slave 3
0x12	Step Counter	Virtual	Step counter data
0x19	Sensor Hub Nack	Virtual	Sensor hub nack from slave 0/1/2/3

The TAG_PARITY bit can be used to check the content of the FIFO_DATA_OUT_TAG register. In order to do this, the user can implement the following routine:

- 1. Read the FIFO_DATA_OUT_TAG register;
- 2. Count the number of bits equal to 1;
- 3. If the number of bits equal to 1 is even, then the FIFO_DATA_OUT_TAG content is reliable, otherwise it is unreliable.

9.2.10 FIFO_DATA_OUT

Data can be retrieved from the FIFO through six dedicated registers, from address 79h to address 7Eh: FIFO_DATA_OUT_X_L, FIFO_DATA_OUT_X_H, FIFO_DATA_OUT_Y_L, FIFO_DATA_OUT_Y_H, FIFO_DATA_OUT_Z_L, FIFO_DATA_OUT_Z_H.

The FIFO output registers content depends on the sensor category and type, as described in the next section.

AN5272 - Rev 3 page 95/138



9.3 FIFO batched sensors

As previously described, batched sensors can be classified in three different categories:

- 1. Main sensors:
- 2. Auxiliary sensors;
- 3. Virtual sensors.

In this section, all the details about each category will be presented.

9.4 Main sensors

Main sensors are LSM6DSOX device physical sensors: accelerometer and gyroscope. The batching data rate can be configured through the BDR_XL_[3:0] and BDR_GY_[3:0] fields of the FIFO_CTRL3 register. The batching data rate must be equal to or lower than the relative sensor output data rate configured through the ODR_XL[3:0] and ODR G[3:0] field of the CTRL1 XL and CTRL2 G registers.

The main sensors define the FIFO time base. This means that each one of the other sensors can be associated to a time base slot defined by the main sensors. A batching event of the fastest main sensor also increments the TAG counter (TAG_CNT field of FIFO_DATA_OUT_TAG register). This counter is composed of two bits and its value is continuously incremented (from 00b to 11b) to identify different time slots.

An example of a Batching Data Rate event is shown in Figure 27. Main sensors and time slot definitions. The BDR_GY event and BDR_XL event identify the time in which the corresponding sensor data is written to the FIFO. The evolution of the TAG counter identifies different time slots and its frequency is equivalent to the maximum value between BDR_XL and BDR_GY.




Figure 27. Main sensors and time slot definitions

The FIFO word format of the main sensors is presented in the table below, representing the device addresses from 78h to 7Eh.

Table 81. Main sensors output data format in FIFO

TAG	X I	∖ X H	YI	YH	_ <i>7</i>	□ <i>7</i> H
	^_=	/	·			

AN5272 - Rev 3 page 96/138



9.5 Auxiliary sensors

Auxiliary sensors are considered as service sensors for the main sensors. Auxiliary sensors include the:

- Temperature sensor (ODR T BATCH [1:0] bits of the FIFO CTRL4 register must be configured properly);
- Timestamp sensor: it stores the timestamp corresponding to a FIFO time slot (TIMESTAMP_EN bit of the CTRL10_C register must be set to 1 and the DEC_TS_BATCH_[1:0] bits of the FIFO_CTRL4 register must be configured properly);
- CFG-Change sensor: it identifies a change in some configuration of the device (ODRCHG_EN bit of the FIFO CTRL2 register must be set to 1).

Auxiliary sensors cannot trigger a write in FIFO. Their registers are written when the first main sensor or the external sensor event occurs (even if they are configured at a higher batching data rate).

The temperature output data format in FIFO is presented in the following table.

 Data
 FIFO_DATA_OUT registers

 TEMPERATURE[7:0]
 FIFO_DATA_OUT_X_L

 TEMPERATURE[15:8]
 FIFO_DATA_OUT_X_H

 0
 FIFO_DATA_OUT_Y_L

 0
 FIFO_DATA_OUT_Y_H

 0
 FIFO_DATA_OUT_Z_L

 0
 FIFO_DATA_OUT_Z_L

Table 82. Temperature output data format in FIFO

The timestamp output data format in FIFO is presented in the following table.

Data FIFO DATA OUT registers TIMESTAMP[7:0] FIFO_DATA_OUT_X_L TIMESTAMP[15:8] FIFO_DATA_OUT_X_H TIMESTAMP[23:16] FIFO_DATA_OUT_Y_L TIMESTAMP[31:24] FIFO_DATA_OUT_Y_H BDR_SHUB FIFO_DATA_OUT_Z_L[3:0] FIFO_DATA_OUT_Z_L[7:4] BDR XL FIFO_DATA_OUT_Z_H[3:0] BDR GY FIFO_DATA_OUT_Z_H[7:4]

Table 83. Timestamp output data format in FIFO

As shown in Table 83, timestamp data contain also some meta-information which can be used to detect a BDR change if the CFG-Change sensor is not batched in FIFO: the batching data rate of both the main sensors and the sensor hub. BDR_SHUB cannot be configured though a dedicated register. It is the result of the configured sensor hub ODR through the SHUB_ODR_[1:0] bits of the SLAVEO_CONFIG sensor hub register and the effective trigger sensor output data rate (the fastest between th accelerometer or gyroscope if the internal trigger is used). For the complete description of BDR_SHUB, refer to to the next section about virtual sensors.

CFG-Change identifies a runtime change in the output data rate, the batching data rate or other configurations of the main or virtual sensors. When a supported runtime change is applied, this sensor is written at the first new main sensor or virtual sensor event followed by a timestamp sensor (also if the timestamp sensor is not batched).

AN5272 - Rev 3 page 97/138



This sensor can be used to correlate data from the sensors to the device timestamp without storing the timestamp each time. It could be used also to notify the user to discard data due to embedded filters settling or to other configuration changes (i.e switching mode, output data rate, ...).

CFG-Change output data format in FIFO is presented in the following table.

Table 84. CFG-change output data format in FIFO

Data	FIFO_DATA_OUT registers
LPF1_SEL_G	FIFO_DATA_OUT_X_H[0]
FTYPE[2:0]	FIFO_DATA_OUT_X_H[3:1]
G_HM_MODE	FIFO_DATA_OUT_X_H[4]
FS_125	FIFO_DATA_OUT_X_H[5]
FS[1:0]_G	FIFO_DATA_OUT_X_H[7:6]
LPF2_XL_EN	FIFO_DATA_OUT_Y_L[0]
HPCF_XL_[2:0]	FIFO_DATA_OUT_Y_L[3:1]
XL_HM_MODE	FIFO_DATA_OUT_Y_L[4]
XL_ULP_EN	FIFO_DATA_OUT_Y_L[5]
FS[1:0]_XL	FIFO_DATA_OUT_Y_L[7:6]
BDR_SHUB	FIFO_DATA_OUT_Y_H[3:0]
OIS enabled ⁽¹⁾	FIFO_DATA_OUT_Y_H[5]
Gyro startup ⁽²⁾	FIFO_DATA_OUT_Y_H[6]
FIFO_COMPR_RT_EN	FIFO_DATA_OUT_Y_H[7]
ODR_XL	FIFO_DATA_OUT_Z_L[3:0]
ODR_GY	FIFO_DATA_OUT_Z_L[7:4]
BDR_XL	FIFO_DATA_OUT_Z_H[3:0]
BDR_GY	FIFO_DATA_OUT_Z_H[7:4]

^{1.} OIS enabled is asserted in three cases:

- Auxiliary SPI full control mode OIS enabled from OIS interface: OIS_CTRL_ FROM_UI = 0, OIS_ON_EN = 0 and OIS_EN_SPI2 (in SPI2_CTRL1_OIS register) = 1
- 2. Enabling primary interface mode OIS enabled from UI interface: OIS_CTRL_ FROM_UI = 0, OIS_ON_EN = 1 and OIS_EN = 1
- 3. Primary interface full control OIS enabled from UI interface: OIS_CTRL_ FROM_UI = 1, OIS_ON_EN = x and OIS_EN_SPI2 (in UI_CTRL1_OIS register) = 1
- 2. Internal signal which is deasserted when gyroscope finishes startup phase (max startup time is 70 ms).

AN5272 - Rev 3 page 98/138



9.6 Virtual sensors

Virtual sensors are divided in two different categories:

- 1. External sensors, read from the sensor hub interface;
- 2. Step counter sensors.

9.6.1 External sensors and NACK sensor

Data of up to four external sensors read from the sensor hub (for a maximum of 18 bytes) can be stored in FIFO. They are continuous virtual sensors with the batching data rate (BDR_SHUB) corresponding to the current value of the SHUB_ODR_[1:0] field in the SLAVEO_CONFIG register, if an internal trigger is used (sensor hub read triggered by the accelerometer or gyroscope data-ready signal). This value is limited by the effective trigger sensor output data rate (the fastest between the accelerometer or gyroscope). If external sensors are not batched or an external trigger is used, BDR_SHUB is set to 0.

The following table shows the possible values of the BDR SHUB field.

BDR_SHUB	BDR [Hz]
0000	Not batched or external trigger used
0001	12.5
0010	26
0011	52
0100	104

Table 85. BDR_SHUB

As main sensors, external sensors define the FIFO time base and they can trigger the writing of auxiliary sensors in FIFO (only if they are batched and an external trigger is not used).

It is possible to enable selectively the batching of the different external sensors using the BATCH_EXT_SENS_0_EN, BATCH_EXT_SENS_1_EN, BATCH_EXT_SENS_2_EN, BATCH_EXT_SENS_3_EN bits of the SLAVE0_CONFIG, SLAVE1_CONFIG, SLAVE2_CONFIG, SLAVE3_CONFIG sensor hub registers. Each external sensor has a dedicated TAG value and 6 bytes reserved for data. External sensors are written in

Each external sensor has a dedicated TAG value and 6 bytes reserved for data. External sensors are written in FIFO in the same order of the sensor hub output registers and if the number of bytes read from an external sensor is less than 6 bytes, then free bytes are filled with zeros.

If the communication with one external sensor batched in FIFO fails, the sensor hub writes a NACK sensor instead of the corresponding sensor data in FIFO. A NACK sensor contains the index (numbered from 0 to 3) of the failing slave and has the following output data format.

 one may easily an action to make	
Table 86. Nack sensor output data format in FIFO	

Data	FIFO_DATA_OUT registers
Failing slave index	FIFO_DATA_OUT_X_L[1:0]
0	FIFO_DATA_OUT_X_L[7:2]
0	FIFO_DATA_OUT_X_H
0	FIFO_DATA_OUT_Y_L
0	FIFO_DATA_OUT_Y_H
0	FIFO_DATA_OUT_Z_L
0	FIFO_DATA_OUT_Z_H

AN5272 - Rev 3 page 99/138



9.6.2 Step counter sensor

Step counter data, with associated timestamp, can be stored in FIFO. It is not a continuous rate sensor: the step detection event triggers its writing in FIFO.

In order to enable the step counter sensor in FIFO, the user should:

TIMESTAMP[31:24]

- 1. Enable the step counter sensor (set the PEDO_EN bit to 1 in the EMB_FUNC_EN_A embedded functions register);
- 2. Enable step counter batching (set the PEDO_FIFO_EN bit to 1 in the EMB_FUNC_FIFO_CFG embedded functions register).

The format of the step counter data read from FIFO is shown in the table below.

 Data
 FIFO_DATA_OUT registers

 STEP_COUNTER[7:0]
 FIFO_DATA_OUT_X_L

 STEP_COUNTER[15:8]
 FIFO_DATA_OUT_X_H

 TIMESTAMP[7:0]
 FIFO_DATA_OUT_Y_L

 TIMESTAMP[15:8]
 FIFO_DATA_OUT_Y_H

 TIMESTAMP[23:16]
 FIFO_DATA_OUT_Z_L

FIFO_DATA_OUT_Z_H

Table 87. Step counter output data format in FIFO

9.7 FIFO modes

The LSM6DSOX FIFO buffer can be configured to operate in six different modes, selectable through the FIFO_MODE_[2:0] field of the FIFO_CTRL4 register. The available configurations ensure a high level of flexibility and extend the number of functions usable in application development.

Bypass, FIFO, Continuous, Continuous-to-FIFO, Bypass-to-Continuous, and Bypass-to-FIFO modes are described in the following paragraphs.

9.7.1 Bypass mode

When Bypass mode is enabled, the FIFO is not used, the buffer content is cleared, and it remains empty until another mode is selected. Bypass mode is selected when the FIFO_MODE_[2:0] bits are set to 000b. Bypass mode must be used in order to stop and reset the FIFO buffer when a different mode is intended to be used. Note that by placing the FIFO buffer into Bypass mode, the whole buffer content is cleared.

AN5272 - Rev 3 page 100/138



9.7.2 FIFO mode

In FIFO mode, the buffer continues filling until it becomes full. Then it stops collecting data and the FIFO content remains unchanged until a different mode is selected.

Follow these steps for FIFO mode configuration:

- 1. Enable the sensor data to be stored in FIFO and relative batching data rate (if configurable);
- 2. Set the FIFO MODE [2:0] bits in the FIFO CTRL4 register to 001b to enable FIFO mode.

When this mode is selected, the FIFO starts collecting data. The FIFO_STATUS1 and FIFO_STATUS2 registers are updated according to the number of samples stored.

When the FIFO is full, the DIFF_FIFO_9 bit of the FIFO_STATUS2 register is set to 1 and no more data are stored in the FIFO buffer. Data can be retrieved by reading all the FIFO_DATA_OUT (from 78h to 7Eh) registers for the number of times specified by the DIFF_FIFO_[9:0] bits of the FIFO_STATUS1 and FIFO_STATUS2 registers.

Using the FIFO_WTM_IA bit of the FIFO_STATUS2 register, data can also be retrieved when a threshold level (WTM[8:0] in FIFO_CTRL1 and FIFO_CTRL2 registers) is reached if the application requires a lower number of samples in the FIFO.

If the STOP_ON_WTM bit of the FIFO_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM[8:0] bits in the FIFO_CTRL1 and FIFO_CTRL2 registers. In this case, the FIFO_FULL_IA bit of the FIFO_STATUS2 register is set high when the number of samples in FIFO will reach or exceed the WTM[8:0] value on the next FIFO write operation.

Communication speed is not very important in FIFO mode because the data collection is stopped and there is no risk of overwriting data already acquired. Before restarting the FIFO mode, it is necessary to set to Bypass mode first in order to completely clear the FIFO content.

Figure 28. FIFO mode (STOP_ON_WTM = 0) shows an example of FIFO mode usage; the data from just one sensor are stored in the FIFO. In these conditions, the number of samples that can be stored in the FIFO buffer is 512 (with compression algorithm disabled). The FIFO_FULL_IA bit of the FIFO_STATUS2 register goes high just after the level labeled as 510 to notify that the FIFO buffer will be completely filled at the next FIFO write operation. After the FIFO is full (FIFO_DIFF_9 = 1), the data collection stops.




Figure 28. FIFO mode (STOP_ON_WTM = 0)

AN5272 - Rev 3 page 101/138



9.7.3 Continuous mode

In Continuous mode, the FIFO continues filling. When the buffer is full, the FIFO index restarts from the beginning, and older data are replaced by the new data. The oldest values continue to be overwritten until a read operation frees FIFO slots. The host processor reading speed is important in order to free slots faster than new data is made available. To stop this configuration, Bypass mode must be selected.

Follow these steps for Continuous mode configuration (if the accelerometer/gyroscope data-ready is used as the FIFO trigger):

- 1. Enable the sensor data to be stored in FIFO with the corresponding batching data rate (if configurable);
- 2. Set the FIFO MODE [2:0] bits in the FIFO CTRL4 register to 110b to enable FIFO mode.

When this mode is selected, the FIFO collects data continuously. The FIFO_STATUS1 and FIFO_STATUS2 registers are updated according to the number of samples stored. When the next FIFO write operation will make the FIFO completely full or generate a FIFO overrun, the FIFO_FULL_IA bit of the FIFO_STATUS2 register goes to 1. The FIFO_OVR_IA and FIFO_OVR_LATCHED bits in the FIFO_STATUS2 register indicates when at least one FIFO word has been overwritten to store the new data. Data can be retrieved after the FIFO_FULL_IA event by reading the FIFO_DATA_OUT (from 78h to 7Eh) registers for the number of times specified by the DIFF_FIFO_[9:0] bits in the FIFO_STATUS1 and FIFO_STATUS2 registers. Using the FIFO_WTM_IA bit of the FIFO_STATUS2 register, data can also be retrieved when a threshold level (WTM[8:0] in the FIFO_CTRL1 and FIFO_CTRL2 registers) is reached. If the STOP_ON_WTM bit of the FIFO_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM[8:0] bits in the FIFO_CTRL1 and FIFO_CTRL2 registers. In this case, the FIFO_FULL_IA bit of the FIFO_STATUS2 register goes high when the number of samples in FIFO will reach or overcome the WTM[8:0] value on the next FIFO write operation.

Figure 29. Continuous mode shows an example of the Continuous mode usage. In the example, data from just one sensor are stored in the FIFO and the FIFO samples are read on the FIFO_FULL_IA event and faster than 1 * ODR so that no data is lost. In these conditions, the number of samples stored is 511.




Figure 29. Continuous mode

AN5272 - Rev 3 page 102/138



9.7.4 Continuous-to-FIFO mode

This mode is a combination of the Continuous and FIFO modes previously described. In Continuous-to-FIFO mode, the FIFO buffer starts operating in Continuous mode and switches to FIFO mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2_SINGLE_TAP bit of the MD2_CFG register has to be set to 1:
- Double tap: event detection has to be configured and the INT2_DOUBLE_TAP bit of the MD2_CFG register
 has to be set to 1;
- Free-fall: event detection has to be configured and the INT2_FF bit of the MD2_CFG register has to be set to 1:
- Wake-up: event detection has to be configured and the INT2_WU bit of the MD2_CFG register has to be set to 1;
- 6D: event detection has to be configured and the INT2 6D bit of the MD2 CFG register has to be set to 1.

Continuous-to-FIFO mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from Continuous mode to FIFO mode and maintains it until Bypass mode is set.




Figure 30. Continuous-to-FIFO mode

Follow these steps for Continuous-to-FIFO mode configuration (if the accelerometer/gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described;
- 2. Enable the sensor data to be stored in FIFO with the corresponding batching data rate (if configurable);
- Set the FIFO_MODE_[2:0] bits in the FIFO_CTRL4 register to 011b to enable FIFO Continuous-to-FIFO mode.

In Continuous-to-FIFO mode the FIFO buffer continues filling. When the FIFO will be full or overrun at the next FIFO write operation, the FIFO_FULL_IA bit goes high.

If the STOP_ON_WTM bit of the FIFO_CTRL2 register is set to 1, the FIFO size is limited to the value of the WTM[8:0] bits in the FIFO_CTRL1 and FIFO_CTRL2 registers. In this case, the FIFO_FULL_IA bit of the FIFO_STATUS2 register goes high when the number of samples in FIFO will reach or exceed the WTM[8:0] value on the next FIFO write operation.

When the trigger event occurs, two different cases can be observed:

- 1. If the FIFO buffer is already full, it stops collecting data at the first sample after the event trigger. The FIFO content is composed of the samples collected before the event.
- 2. If FIFO buffer is not full yet, it continues filling until it becomes full and then it stops collecting data.

AN5272 - Rev 3 page 103/138



Continuous-to-FIFO can be used in order to analyze the history of the samples which have generated an interrupt. The standard operation is to read the FIFO content when the FIFO mode is triggered and the FIFO buffer is full and stopped.

9.7.5 Bypass-to-Continuous mode

This mode is a combination of the Bypass and Continuous modes previously described. In Bypass-to-Continuous mode, the FIFO buffer starts operating in Bypass mode and switches to Continuous mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2_SINGLE_TAP bit of the MD2_CFG register
 has to be set to 1:
- Double tap: event detection has to be configured and the INT2_DOUBLE_TAP bit of the MD2_CFG register
 has to be set to 1:
- Free-fall: event detection has to be configured and the INT2_FF bit of the MD2_CFG register has to be set to 1:
- Wake-up: event detection has to be configured and the INT2_WU bit of the MD2_CFG register has to be set to 1;
- 6D: event detection has to be configured and the INT2_6D bit of the MD2_CFG register has to be set to 1.

Bypass-to-Continuous mode is sensitive to the edge of the interrupt signal: at the first interrupt event, FIFO changes from Bypass mode to Continuous mode and maintains it until Bypass mode is set.

Follow these steps for Bypass-to-Continuous mode configuration (if the accelerometer / gyroscope data-ready is used as the FIFO trigger):

- Configure one of the events as previously described;
- 2. Enable the sensor data to be stored in FIFO with the corresponding batching data rate (if configurable);
- 3. Set the FIFO_MODE[2:0] bits in the FIFO_CTRL4 register to 100b to enable FIFO Bypass-to-Continuous mode

Once the trigger condition appears and the buffer switches to Continuous mode, the FIFO buffer continues filling. When the next stored set of data will make the FIFO full or overrun, the FIFO FULL IA bit is set high.

Bypass-to-Continuous can be used in order to start the acquisition when the configured interrupt is generated.

FIFO word F510 F0 F1 F2 F0 F1 F510 F0 F1 F2 3 4 5 513 514 515 1025 1026|1027 2 1028 FIFO Reading FIFO FULL IA Interrulpt event Bypass-to-Continuous FIFO switches to Start FIFO Start FIFO mode enabled Reading Continuous mode Reading

Figure 31. Bypass-to-Continuous mode

AN5272 - Rev 3 page 104/138



9.7.6 Bypass-to-FIFO mode

This mode is a combination of the Bypass and FIFO modes previously described. In Bypass-to-FIFO mode, the FIFO buffer starts operating in Bypass mode and switches to FIFO mode when an event condition occurs.

The event condition can be one of the following:

- Single tap: event detection has to be configured and the INT2_SINGLE_TAP bit of the MD2_CFG register
 has to be set to 1;
- Double tap: event detection has to be configured and the INT2_DOUBLE_TAP bit of the MD2_CFG register
 has to be set to 1:
- Free-fall: event detection has to be configured and the INT2_FF bit of the MD2_CFG register has to be set to 1:
- Wake-up: event detection has to be configured and the INT2_WU bit of the MD2_CFG register has to be set to 1;
- 6D: event detection has to be configured and the INT2 6D bit of the MD2 CFG register has to be set to 1.

Bypass-to-FIFO mode is sensitive to the edge of the interrupt signal. At the first interrupt event, FIFO changes from Bypass mode to FIFO mode and maintains it until Bypass mode is set.

Follow these steps for Bypass-to-FIFO mode configuration (if the accelerometer / gyroscope data-ready is used as the FIFO trigger):

- 1. Configure one of the events as previously described;
- 2. Enable the sensor data to be stored in FIFO with the corresponding batching data rate (if configurable);
- 3. Set the FIFO_MODE_[2:0] bits in the FIFO_CTRL4 register to 111b to enable FIFO Bypass-to-FIFO mode.

Once the trigger condition appears and the buffer switches to FIFO mode, the FIFO buffer starts filling. When the next stored set of data will make the FIFO full or overrun, the FIFO_FULL_IA bit is set high and the FIFO stops.

Bypass-to-FIFO can be used in order to analyze the history of the samples which have generated an interrupt.




Figure 32. Bypass-to-FIFO mode

AN5272 - Rev 3 page 105/138



9.8 Retrieving data from the FIFO

When FIFO is enabled and the mode is different from Bypass, reading the FIFO output registers return the oldest FIFO sample set. Whenever these registers are read, their content is moved to the SPI/I²C/MIPI I3CSM output buffer

FIFO slots are ideally shifted up one level in order to release room for a new sample, and the FIFO output registers load the current oldest value stored in the FIFO buffer.

The recommended way to retrieve data from the FIFO is the following:

- 1. Read the FIFO_STATUS1 and FIFO_STATUS2 registers to check how many words are stored in the FIFO. This information is contained in the DIFF_FIFO_[9:0] bits.
- 2. For each word in FIFO, read the FIFO word (tag and output data) and interpret it on the basis of the FIFO tag.
- 3. Go to step 1.

The entire FIFO content is retrieved by performing a certain number of read operations from the FIFO output registers until the buffer becomes empty (DIFF_FIFO_[9:0] bits of the FIFO_STATUS1 and FIFO_STATUS2 register are equal to 0).

It is recommended to avoid reading from FIFO when it is empty.

FIFO output data must be read with multiple of 7 bytes reads starting from the FIFO_DATA_OUT_TAG register. The rounding function from address FIFO_DATA_OUT_Z_H to FIFO_DATA_OUT_TAG is done automatically in the device, in order to allow reading many words with a unique multiple read operation.

AN5272 - Rev 3 page 106/138



9.9 FIFO watermark threshold

The FIFO threshold is a functionality of the LSM6DSOX FIFO which can be used to check when the number of samples in the FIFO reaches a defined watermark threshold level.

The bits WTM[8:0] in the FIFO_CTRL1 and FIFO_CTRL2 registers contain the watermark threshold level. The resolution of the WTM[8:0] field is 7 bytes, corresponding to a complete FIFO word. So, the user can select the desired level in a range between 0 and 511.

The bit FIFO_WTM_IA in the FIFO_STATUS2 register represents the watermark status. This bit is set high if the number of words in the FIFO reaches or exceeds the watermark level. FIFO size can be limited to the threshold level by setting the STOP_ON_WTM bit in the FIFO_CTRL2 register to 1.




Figure 33. FIFO threshold (STOP_ON_WTM = 0)

Figure 33. FIFO threshold (STOP_ON_WTM = 0) shows an example of FIFO threshold level usage when just accelerometer (or gyroscope) data are stored. The STOP_ON_WTM bit set to 0 in the FIFO_CTRL2 register. The threshold level is set to 21 through the WTM[8:0] bits. The FIFO_WTM_IA bit of the FIFO_STATUS2 register rises after the 21st level has been reached (21 words in the FIFO). Since the STOP_ON_WTM bit is set to 0, the FIFO will not stop at the 21st set of data, but will keep storing data until the FIFO_FULL_IA flag is set high.

AN5272 - Rev 3 page 107/138



Figure 34. FIFO threshold (STOP_ON_WTM = 1) in FIFO mode

$$WTM[8:0] = 21$$

 $STOP_ON_WTM = 1$




Figure 34. FIFO threshold (STOP_ON_WTM = 1) in FIFO mode shows an example of FIFO threshold level usage in FIFO mode with the STOP_ON_WTM bit set to 1 in the FIFO_CTRL2 register. Just accelerometer (or gyroscope) data are stored in this example. The threshold level is set to 21 through the WTM[8:0] bits and defines the current FIFO size. In FIFO mode, data are stored in the FIFO buffer until the FIFO is full. The FIFO_FULL_IA bit of the FIFO_STATUS2 register rises when the next data stored in the FIFO will generate the FIFO full or overrun condition. The FIFO_WTM_IA bit of the FIFO_STATUS2 register goes high when the FIFO is full.

AN5272 - Rev 3 page 108/138



Figure 35. FIFO threshold (STOP_ON_WTM = 1) in Continuous mode




Figure 35. FIFO threshold (STOP_ON_WTM = 1) in Continuous mode shows an example of FIFO threshold level usage in Continuous mode with the STOP_ON_WTM bit set to 1 in the FIFO_CTRL2 register. Just accelerometer (or gyroscope) data are stored in this example. The threshold level is set to 21 through the WTM[8:0] bits. The FIFO_FULL_IA bit of the FIFO_STATUS2 register rises when the next data stored in the FIFO will make the FIFO full. The FIFO_WTM_IA bit of the FIFO_STATUS2 goes high when the FIFO is full. If data are not retrieved from FIFO, new data (labeled as sample 21) will override the older data stored in FIFO (labeled as sample F0).

9.10 FIFO compression

FIFO compression is an embedded algorithm that allows storing up to 3 times the number of accelerometer and gyroscope data in FIFO. The compression algorithm automatically analyzes the slope of the sensor waveform and applies the compression of data in FIFO on the basis of the slope (difference between two consecutive samples).

FIFO compression can be enabled on accelerometer and gyroscope data in FIFO by setting both the FIFO_COMPR_EN bit in the EMB_FUNC_EN_B embedded function register and the FIFO_COMPR_RT_EN bit in the FIFO_CTRL2 register. When active, the compression affects both accelerometer and gyroscope data and the level of compression is independent.

Accelerometer and gyroscope batching data rate (BDR) can be configured independently, but the compression algorithm is not supported in following configurations:

- 1. Both accelerometer and gyroscope are batched in FIFO and max(ODR_XL, ODR_G) ≥ 1.66 kHz;
- 2. Accelerometer only or gyroscope only is batched in FIFO and max(ODR_XL, ODR_G) ≥ 3.33 kHz. FIFO compression supports three different levels of compression:
- NC, not compressed, if the difference between the actual and previous data is higher than 128 LSB: one sensor sample is stored in one FIFO word;
- 2xC, low compression, if the difference between the actual and previous data between 16 and 128 LSB: two sensor samples are stored in one FIFO word;
- 3xC, high compression, if the difference between the actual and previous data is less than 16 LSB: three sensor samples are stored in one FIFO word.

AN5272 - Rev 3 page 109/138



9.10.1 Time correlation

There are five different tags (for each main sensor) depending on the degree of compression:

- NC, non-compressed, associated to the actual time slot;
- NC_T_2, non-compressed, associated to two times the previous time slot;
- NC_T_1, non-compressed, associated to the previous time slot;
- 2xC, low compression;
- 3xC, high compression.

All NC tags are useful in understanding the time slot correlation. By decoding the sensor tag, it is possible to understand the time frame in which the data was generated.

At the first batching event, the compression algorithm writes a non-compressed word (NC) in FIFO. After that, the algorithm analyzes the slope of the waveforms and three FIFO entries are possible:

- 3xC data written, which contains diff(i), diff(i 1) and diff(i 2);
- 2xC data written, which contains diff(i 1) and diff(i 2);
- NC T 2 data written, which contains data(i 2).

Non-compressed tag sensor NC_T_1 could be written when a configuration change occurs or when the user wants to temporarily disable the runtime FIFO compression by deasserting the FIFO_COMPR_RT_EN bit in the FIFO_CTRL2 register.

The table below summarizes the data and time slot associated for each tag.

Tag sensor	Time slot data
NC	data(i)
NC_T_1	data(i - 1)
NC_T_2	data(i - 2)
2xC	diff(i - 2), diff(i - 1)
3xC	diff(i - 2), diff(i - 1), diff(i)

Table 88. FIFO compression tags and associated data

As shown in Table 88, using FIFO compression introduces a latency of 2 / BDR, since the compression acts on a window of three BDR.

AN5272 - Rev 3 page 110/138



9.10.2 Data format

A FIFO word of a compressed data contains the information of its slope with respect to its previous data:

$$data(i) = diff(i) + data(i-1)$$

Thus, the last decoded data, data(i-1) in the formula above, must be saved when performing the decompression task.

The following table summarizes the output data format in FIFO for 2xC compressed data.

Table 89. 2xC compressed data output data format in FIFO

Data	Formula
diffx(i – 2)	8bit_signed(FIFO_DATA_OUT_X_L)
diffy(i – 2)	8bit_signed(FIFO_DATA_OUT_X_H)
diffz(i – 2)	8bit_signed(FIFO_DATA_OUT_Y_L)
diffx(i – 1)	8bit_signed(FIFO_DATA_OUT_Y_H)
diffy(i – 1)	8bit_signed(FIFO_DATA_OUT_Z_L)
diffz(i – 1)	8bit_signed(FIFO_DATA_OUT_Z_H)

The following table summarizes the output data format in FIFO for 3xC compressed data.

Table 90. 3xC compressed data output data format in FIFO

Data	Formula
diffx(i – 2)	5bit_signed(FIFO_DATA_OUT_X[4:0])
diffy(i – 2)	5bit_signed(FIFO_DATA_OUT_X[9:5])
diffz(i – 2)	5bit_signed(FIFO_DATA_OUT_X[14:10])
diffx(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[4:0])
diffy(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[9:5])
diffz(i – 1)	5bit_signed(FIFO_DATA_OUT_Y[14:10])
diffx(i)	5bit_signed(FIFO_DATA_OUT_Z[4:0])
diffy(i)	5bit_signed(FIFO_DATA_OUT_Z[9:5])
diffz(i)	5bit_signed(FIFO_DATA_OUT_Z[14:10])

In the table above:

- FIFO_DATA_OUT_X[15:0] = FIFO_DATA_OUT_X_L + FIFO_DATA_OUT_X_H << 8
- FIFO_DATA_OUT_Y[15:0] = FIFO_DATA_OUT_Y_L + FIFO_DATA_OUT_Y_H << 8
- FIFO_DATA_OUT_Z[15:0] = FIFO_DATA_OUT_Z_L + FIFO_DATA_OUT_Z_H << 8

AN5272 - Rev 3 page 111/138



9.10.3 Disabling FIFO compression at runtime

t(i+1)

t(i+2)

The FIFO compression introduces a latency of 2 / BDR in the writing of the sensor in FIFO. Using FIFO compression is not indicated when user want to flush FIFO with low latency.

In case both high latency and low latency can be used, FIFO can be configured in the more convenient way also at runtime

The FIFO_COMPR_RT_EN bit can be changed at runtime in order to move from an enabled compression algorithm to a disabled compression algorithm (without latency). The switching is managed as a device configuration change. FIFO writes the CFG-Change sensor at the first BDR event after the change. In that case, all data not yet stored are written at the same time slot with tag NC, NC_T_2 or NC_T_1.

The table below shows an example of a runtime disabled compression algorithm. In this case, a main sensor, CFG-Change sensor and timestamp sensor are supposed to be batched in FIFO. FIFO compression is runtime disabled between time instant t(i-1) and time instant t(i). As explained above, all data that are not yet stored are written to the same slot preceded by CFG-Change and timestamp sensors.

FIFO COMPR RT EN Sensor FIFO DATA OUT Time 1 diff(i-5), diff(i-4), diff(i-3) t(i-3) 1 3xC t(i-2) 1 t(i-1) 1 Async event 0 CFG_Change CFG-change data Timestamp data Timestamp 0 t(i) NC_T_2 data(i-2) NC_T_1 data(i-1) NC data(i)

NC

NC

data(i+1)

data(i+2)

0

0

Table 91. Example of disabled runtime compression

AN5272 - Rev 3 page 112/138



9.10.4 CFG-Change sensor with FIFO compression enabled

When a change of configuration is applied to the device, the application processor must discriminate the data of previous configurations with the data of new configuration. For this task the same approach as FIFO_COMPR_RT_EN change is applied as shown in the table below. In this case, a main sensor, CFG-Change sensor and timestamp sensor are supposed to be batched in FIFO. A new device configuration is applied between time instant t(i-1) and time instant t(i). As explained, all data that are not yet stored are written to the same slot preceded by the CFG-Change and timestamp sensors. After that, the FIFO compression algorithm restarts to operate as expected.

FIFO_COMPR_RT_EN FIFO_DATA_OUT Time Sensor 1 t(i-3) 1 3xC diff(i-5), diff(i-4), diff(i-3) t(i-2) 1 t(i-1) 1 Async event (CFG-Change) 1 CFG Change CFG-change data **Timestamp** Timestamp data t(i) 1 NC_T_2 data(i-2) data(i-1) NC_T_1 NC data(i) t(i+1) 1 t(i+2) _ t(i+3) 1 3xC diff(i+1), diff(i+2), diff(i+3)

Table 92. Example of device configuration change with FIFO compression enabled

9.10.5 Non-compressed data rate

A compression algorithm can be configured in order to guarantee writing of non-compressed data with a certain periodicity (8, 16, 32 BDR events) through the UNCOPTR_RATE_[1:0] field in FIFO_CTRL2.

The usage of the non-compressed data rate in FIFO can be useful for data reconstruction when there is a possibility of FIFO overrun events: if an overrun occurs and the reference non-compressed data is overwritten, it is not possible to reconstruct the current data until new non-compressed data is written in FIFO. UNCOPTR_RATE_[1:0] configures the compression algorithm to write non-compressed data at a specific rate, in order to be sure to have at least one non-compressed data every 8, 16 or 32 samples.

UNCOPTR RATE [1:0]	NC data write
00	NC data is not forced
01	NC data each 8 BDR
10	NC data each 16 BDR
11	NC data each 32 BDR

Table 93. UNCOPTR_RATE configuration

9.10.6 FIFO compression initialization

When FIFO is set in Bypass mode, the compression algorithm must be re-initialized by asserting the FIFO_COMPR_INIT bit in the EMB_FUNC_INIT_B embedded functions register.

AN5272 - Rev 3 page 113/138



9.10.7 FIFO compression example

The following table provides a basic numerical example of the data that could be read from the FIFO when the compression feature is enabled. In this example, the accelerometer sensor only is stored in FIFO and it is configured with a full scale of ± 2 g.

	F	IFO_D	ATA_O	UT reg	isters				D	ata analysis		
Time [n/ODR]	TAG_ SENSOR_[4:0]	X_L	X_H	Y_L	Y_H	Z_L	Z_H	Compression	Acceleration X [LSB]	Acceleration Y [LSB]	Acceleration Z [LSB]	Latency [n/ODR]
0	0x02	0x4F	0x01	0x84	0x00	0x85	0x3C	NC	335	132	15493	0
3	0x06	0x61	0x01	0x96	0x00	0x86	0x40	NC_T_2	353	150	16518	2
4	0x09	0x5C	0x0B	0x43	0x0D	0x33	0xF8	3xC	349	144	16520	2
									352	154	16523	1
									339	155	16521	0
7	0x09	0x9E	0x04	0x03	0xEC	0xC2	0x03	3xC	337	159	16522	2
									340	159	16517	1
									342	157	16517	0
10	0x08	0xFB	0x0A	0x15	0x0E	0xEE	0xF0	2xC	337	167	16538	2
									351	149	16522	1
12	0x09	0x80	0xD8	0x64	0x20	0x97	0x2B	3xC	351	153	16512	2
									355	156	16520	1
									346	152	16530	0

Table 94. FIFO compression example

At the first batching event, the compression algorithm writes a non-compressed word (NC) without latency in FIFO. After that, the algorithm analyzes the slope of the waveforms and three possible FIFO entries are possible: 3xC, 2xC, NC_T_2. Non-compressed words with the NC_T_1 tag are not present in this example since there is no runtime configuration change.

The second sample stored in FIFO is a non-compressed word with latency of 2 samples (NC_T_2): this FIFO entry contains the entire accelerometer data (without any compression).

Then, since the accelerometer data slope is low, the compression algorithm starts to compress accelerometer data: accelerometer data should be reconstructed starting from the latest sample just before the current one (the first compressed data is expressed as the difference from the NC_T_2 data, the second compressed data is expressed as the difference from the first compressed data, and so on).

As shown in the example, the compression algorithm works with a three-level depth buffer: if a 2xC compression level is written in FIFO, only the previous data (latency 1) and two times the previous data (latency 2) are stored in the FIFO word.

From the example, the benefit of FIFO compression is also shown: the samples are written in FIFO at interlaced ODR, thus limiting intervention by the host processor even more than normal FIFO usage.

AN5272 - Rev 3 page 114/138



9.11 Timestamp correlation

It is possible to reconstruct the timestamp of FIFO stream with three different approaches:

- 1. Basic, using only timestamp sensor information;
- 2. Memory-saving, based on the TAG CNT field in FIFO DATA OUT TAG
- 3. Hybrid, based on combined usage of the TAG_CNT field and decimated timestamp sensor

The basic approach guarantees the highest precision in timestamp reconstruction but wastes a lot of memory space available in FIFO. The timestamp sensor is written in FIFO at each time slot. If the overrun condition occurs, the correct procedure to retrieve the data from FIFO is to discard each data read before a new timestamp sensor.

The memory-saving approach uses only the TAG_CNT information and, when the TAG_CNT value increases, the timestamp stored at the software layer should be updated as follows:

$$timestamp = timestamp \Big(i - 1 \Big) + \frac{1}{\max{(BDR_XL, BDR_GY, BDR_SHUB)}}$$

The memory-saving approach allows the user to maximize the data stored in FIFO. With this method all the timestamp correlation is forwarded to the application processor.

This approach is not recommended when the overrun condition can occur.

The hybrid approach is a trade-off and a combination of the two previous solutions. The timestamp is configured to be written in FIFO with decimation. When the TAG_CNT value increases, the timestamp stored at the software layer should be updated as in the memory-saving approach, while when the timestamp sensor is read, the timestamp stored at the software layer should be realigned with the correct value from the sensor.

AN5272 - Rev 3 page 115/138



10 Temperature sensor

The device is provided with an internal temperature sensor that is suitable for ambient temperature measurement. If both the accelerometer and the gyroscope sensors are in Power-Down mode, the temperature sensor is off. The maximum output data rate of the temperature sensor is 52 Hz and its value depends on how the accelerometer and gyroscope sensors are configured:

- If the gyroscope is in Power-Down mode:
 - If the accelerometer is configured in Ultra-Low-Power or Low-Power mode and its ODR is lower than
 52 Hz, the temperature data rate is equal to the configured accelerometer ODR;
 - The temperature data rate is equal to 52 Hz for all other accelerometer configurations.
- If the gyroscope is not in Power-Down mode, the temperature data rate is equal to 52 Hz, regardless of the accelerometer and gyroscope configuration.

For the temperature sensor, the data-ready signal is represented by the TDA bit of the STATUS_REG register. The signal can be driven to the INT2 pin by setting the INT2_DRDY_TEMP bit of the INT2_CTRL register to 1. The temperature data is given by the concatenation of the OUT_TEMP_H and OUT_TEMP_L registers and it is represented as a number of 16 bits in two's complement format with a sensitivity of 256 LSB/°C. The output zero level corresponds to 25 °C.

Temperature sensor data can also be stored in FIFO with a configurable batching data rate (see Section 9 Firstin, first out (FIFO) buffer for details).

10.1 Example of temperature data calculation

The following table provides a few basic examples of the data that is read from the temperature data registers at different ambient temperature values. The values listed in this table are given under the hypothesis of perfect device calibration (i.e. no offset, no gain error,....).

Table 95. Output data registers content vs. temperature

Temperature values	Register address			
remperature values	OUT_TEMP_H (21h)	OUT_TEMP_L (20h)		
0 °C	E7h	00h		
25 °C	00h	00h		
50 °C	19h	00h		

AN5272 - Rev 3 page 116/138



11 Self-test

The embedded self-test functions allow checking the device functionality without moving it.

11.1 Accelerometer self-test (UI) – Mode 1, 2

When the accelerometer self-test is enabled, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case, the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the sensitivity value.

When the device is configured in Mode 1 or Mode 2, the accelerometer self-test function can be configured from the primary interface only. It is off when the ST[1:0]_XL bits of the CTRL5_C register are programmed to 00b; it is enabled when the ST[1:0]_XL bits are set to 01b (positive sign self-test) or 10b (negative sign self-test).

When the accelerometer self-test is activated, the sensor output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force.

The complete accelerometer self-test procedure in Mode 1 or Mode 2 is indicated in Figure 36. Accelerometer self-test procedure (UI).

AN5272 - Rev 3 page 117/138

Note: all the read/write operations in this procedure have to be performed through the primary I²C/SPI/I3C interface

```
Write 38h to CTRL1 XL (10h)
Write 00h to CTRL2 G (11h)
Write 44h to CTRL3 C (12h)
Write 00h to CTRL4 C (13h)
Write 00h to CTRL5 C (14h)
Write 00h to CTRL6 C (15h)
Write 00h to CTRL7 G (16h)
Write 00h to CTRL8 XL (17h)
Write 00h to CTRL9 XL (18h)
Write 00h to CTRL10 C (19h)
→ Initialize and turn on sensor
\rightarrow Set BDU = 1, FS = \pm 4 g, ODR = 52 Hz
Power up, wait for 100 ms for stable output
Check XLDA in STATUS_REG (1Eh) - Accelerometer Data-Ready bit
```

→ Reading OUTX_A/OUTY_A/OUTZ_A clears XLDA, Wait for the first sample

Read OUTX_A (28h/29h), OUTY_A (2Ah/2Bh), OUTZ_A (2Ch/2Dh)

→ Discard data

For 5 times, after checking XLDA bit, read the output registers

Read OUTX_L_A (28h), OUTX_H_A (29h): Store data in OUTX_NOST Read OUTY_L_A (2Ah), OUTY_H_A (2Bh): Store data in OUTY_NOST Read OUTZ_L_A (2Ch), OUTZ_H_A (2Dh): Store data in OUTZ_NOST The 16-bit data is expressed in two's complement.

Average the stored data on each axis.

Write 01h to CTRL5 C (14h) → Enable accelerometer self-test

Wait for 100 ms for stable output

Accelerometer UI Self-Test Mode 1 and Mode 2

Check XLDA in STATUS REG (1Eh) - Accelerometer Data-Ready bit → Reading OUTX_A/OUTY_A/OUTZ_A clears XLDA, Wait for the first sample Read OUTX A (28h/29h), OUTY A (2Ah/2Bh), OUTZ A (2Ch/2Dh) → Discard data For 5 times, after checking XLDA bit, read the output registers Read OUTX_L_A (28h), OUTX_H_A (29h): Store data in OUTX_ST Read OUTY_L_A (2Ah), OUTY_H_A (2Bh): Store data in OUTY_ST Read OUTZ_L_A (2Ch), OUTZ_H_A (2Dh): Store data in OUTZ_ST The 16-bit data is expressed in two's complement. Average the stored data on each axis |Min(ST_X)| <=|OUTX_ST-OUTX_NOST| <= |Max(ST_X)| |Min(ST Y)|<=|OUTY ST-OUTY NOST| <= |Max(ST Y)| **AND** $|Min(ST_Z)| \le |OUTZ_ST-OUTZ_NOST| \le |MAX(ST_Z)|$ YES (PASS) NO (FAIL) Write 00h to CTRL5_C (14h): Disable self-test

Write 00h to CTRL1 XL (10h): Disable sensor



11.2 Accelerometer self-test (UI) with OIS chain on - Mode 4

If the Auxiliary SPI is used and both the UI chain and the OIS chain are on, the accelerometer self-test function has to be enabled from the primary interface through the ST[1:0]_XL bits of the CTRL5_C register. It cannot be enabled from both interfaces at the same time (forbidden condition).

The recommended accelerometer self-test procedure on the UI chain with the OIS chain on is indicated in Figure 37. Accelerometer self-test procedure (UI) with OIS chain on.

AN5272 - Rev 3 page 119/138

Figure 37. Accelerometer self-test procedure (UI) with OIS chain on

1

Notes

- All the black colored read/write operations have to be performed through the primary I²C/SPI interface
- All the blue colored read/write operations have to be performed through the Auxiliary SPI interface

Accelerometer UI Self-Test Mode 4 with both UI and OIS chains ON

Write 38h to CTRL1 XL (10h) Write 00h to CTRL6 C (15h) Write 00h to CTRL2 G (11h) Write 00h to CTRL7 G (16h) Check XLDA in STATUS REG (1Eh) - Accelerometer Data-Ready bit Write 44h to CTRL3 C (12h) → Reading OUTX_A/OUTY_A/OUTZ_A clears XLDA, Wait for the first sample Write 00h to CTRL8 XL (17h) Write 00h to CTRL4 C (13h) Write 00h to CTRL9 XL (18h) Read OUTX A (28h/29h), OUTY A (2Ah/2Bh), OUTZ A (2Ch/2Dh) Write 00h to CTRL5 C (14h) Write 00h to CTRL10 C (19h) →Discard data → Initialize and turn on sensor (UI chain) \rightarrow Set BDU = 1, ODR = 52 Hz, FS = $\pm 4 g$ For 5 times, after checking XLDA bit, read the output registers Read OUTX L A (28h), OUTX H A (29h): Store data in OUTX ST Write 11h to SPI2_CTRL1_OIS (70h) for Aux SPI 4-wire (31h for Aux SPI 3-wi Write 00h to SPI2 CTRL2 OIS (71h) Read OUTY L A (2Ah), OUTY H A (2Bh): Store data in OUTY ST Write 00h to SPI2_CTRL3 OIS (72h) Read OUTZ L A (2Ch), OUTZ H A (2Dh): Store data in OUTZ ST Write 00h to SPI2 INT OIS (6Fh) Average the stored data on each axis \rightarrow Turn on sensor (OIS chain), FS = $\pm 4 q$ Read SPI2 OUTX A OIS (28h/29h): Store datain OUTX ST OIS Power up, wait 100 ms for stable output Read SPI2 OUTY A OIS (2Ah/2Bh): Store data in OUTY ST OIS Check XLDA in STATUS REG (1Eh) - Accelerometer Data-Ready bit → Reading OUTX A/OUTY A/OUTZ A clears XLDA, Wait for the first sample Read SPI2 OUTZ A OIS (2Ch/2Dh): Store data in OUTZ ST OIS Read OUTX A (28h/29h), OUTY A (2Ah/2Bh), OUTZ A (2Ch/2Dh) |Min(ST_X)| <=|OUTX_ST-OUTX_NOST| <= |Max(ST_X)| →Discard data $|Min(ST_Y)| \le |OUTY_ST-OUTY_NOST| \le |Max(ST_Y)|$ For 5 times, after checking XLDA bit, read the output registers Read OUTX_L_A (28h), OUTX_H_A (29h): Store data in OUTX NOST |Min(ST Z)| <= |OUTZ ST-OUTZ NOST| <= |MAX(ST Z)| Read OUTY L A (2Ah), OUTY H A (2Bh): Store data in OUTY NOST Read OUTZ L A (2Ch), OUTZ H A (2Dh): Store data in OUTZ NOST OUTX_ST_OIS = OUTY_ST_OIS = OUTZ_ST_OIS = 8000h The 16-bit data is expressed in two's complement. Average the stored data on each axis. YES (PASS) NO (FAIL) Write 01h to CTRL5 C (14h) → Enable accelerometer self-test Write 00h to CTRL5 C (14h) Write 00h to CTRL1 XL (11h) Wait 100 ms for stable output Write 00h to SPI2 CTRL1 OIS (70h)



11.3 Accelerometer self-test (OIS) – Mode 4

If the Auxiliary SPI is used and the UI chain is off, the accelerometer self-test function on the OIS chain can be enabled through the Auxiliary SPI interface by setting the ST[1:0]_XL_OIS bits of the SPI2_INT_OIS register. The self-test function is off when the ST[1:0]_XL_OIS bits are programmed to 00b; it is enabled when the ST[1:0]_XL_OIS bits are set to 01b (positive sign self-test) or 11b (negative sign self-test).

The complete accelerometer self-test procedure on the OIS chain with the UI chain off is indicated in Figure 38. Accelerometer self-test procedure (OIS). This procedure can be performed only if the UI readout chain is off (ODR_XL[1:0] = 0000b in CTRL1_XL register and ODR_G[1:0] = 0000b in CTRL2_G register).

AN5272 - Rev 3 page 121/138

Accelerometer OIS Self-Test Mode 4 with OIS chain ON and UI chain OFF

Notes:

- All the read/write operations in this procedure have to be performed through the Auxiliary SPI interface
- This procedure can be performed only if the UI readout chain is off (ODR XL[3:0] = 0000b in CTRL1 XL)

Write 11h to SPI2 CTRL1 OIS (70h) for Aux SPI 4-wire (31h for Aux SPI 3-w) Write 00h to SPI2 CTRL2 OIS (71h) Write 80h to SPI2 CTRL3 OIS (72h)

- Write 00h to SPI2_INT_OIS (6Fh) → Initialize and turn on sensor
- \rightarrow FS = ±4 g (ODR at 6.66 kHz by default)

Power up, wait 100 ms for stable output

Check XLDA in SPI2 STATUS REG OIS(1Eh)-Accelerometer Data-Ready Bit

→ Reading SPI2 OUT[X/Y/Z] A OIS clears XLDA, Wait for the first sample

Read SPI2 OUTX A (28h/29h), SPI2 OUTY A (2Ah/2Bh), SPI2 OUTZ A (2Ch/2Dh)

→Discard data

For 5 times, after checking XLDA bit, read the output registers

Read SPI2_OUTX_A_OIS (28h/29h): Store data in OUTX_NOST_OIS

Read SPI2_OUTY_A_OIS (2Ah/2Bh): Store data in OUTY_NOST_OIS

Read SPI2_OUTZ_A_OIS (2Ch/2Dh): Store data in OUTZ_NOST_OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis.

Write 01h to SPI2 INT OIS (6Fh) → Enable accelerometer self-test Wait 100 ms

Check XLDA in SPI2 STATUS REG OIS (1Eh) - XL Data-Ready bit

→Reading SPI2 OUT[X/Y/Z] A OIS clears XLDA, Wait for the first sample

Read SPI2 OUTX A (28h/29h), SPI2 OUTY A (2Ah/2Bh), SPI2 OUTZ A (2Ch/2Dh)

→Discard data

For 5 times, after checking XLDA bit, read the output registers

Read SPI2_OUTX_A_OIS (28h/29h): Store data in OUTX_ST_OIS

Read SPI2_OUTY_A_OIS (2Ah/2Bh): Store data in OUTY_ST_OIS

Read SPI2_OUTZ_A_OIS (2Ch/2Dh): Store data in OUTZ_ST_OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis

|Min(ST_X)| <=|OUTX_ST_OIS-OUTX_NOST_OIS| <= |Max(ST_X)|

AND

|Min(ST_Y)|<=|OUTY_ST_OIS-OUTY_NOST_OIS| <= |Max(ST_Y)|

AND

|Min(ST_Z)| <=|OUTZ_ST_OIS-OUTZ_NOST_OIS| <=|MAX(ST_Z)|



Write 00h to SPI2 INT OIS (6Fh): Disab & self-test

Write 00h to SPI2 CTRL1 OIS (70h): Disable sensor



11.4 Gyroscope self-test (UI) – Mode 1, 2

The gyroscope self-test allows testing the mechanical and electrical parts of the gyroscope sensor. When it is activated, an actuation force is applied to the sensor, emulating a definite Coriolis force and the seismic mass is moved by means of this electrostatic test-force. In this case, the sensor output exhibits an output change.

When the device is configured in Mode 1 or Mode 2, the gyroscope self-test function can be configured from the primary interface only. It is off when the ST[1:0]_G bits of the CTRL5_C register are programmed to 00b; it is enabled when the ST[1:0]_G bits are set to 01b (positive sign self-test) or 11b (negative sign self-test).

When the gyroscope self-test is active, the sensor output level is given by the algebraic sum of the signals produced by the angular rate acting on the sensor and by the electrostatic test-force.

The complete gyroscope self-test procedure in Mode 1 or Mode 2 is indicated in Figure 39. Gyroscope self-test procedure (UI).

AN5272 - Rev 3 page 123/138

Note: all the read/write operations in this procedure have to be performed through the primary I²C/SPI/I3C interface

Write 00h to CTRL1 XL (10h) Write 5Ch to CTRL2 G (11h) Write 44h to CTRL3_C (12h) Write 00h to CTRL4 C (13h) Write 00h to CTRL5 C (14h) Write 00h to CTRL6 C (15h) Write 00h to CTRL7 G (16h) Write 00h to CTRL8 XL (17h) Write 00h to CTRL9 XL (18h) Write 00h to CTRL10 C (19h) → Initialize and turn on sensor \rightarrow Set BDU = 1, ODR = 208 Hz, FS = \pm 2000 dps Power up, wait for 100ms for stable output Check GDA in STATUS REG (1Eh) - Gyroscope Data-Ready bit → Reading OUTX_G/OUTY_G/OUTZ_G clears GDA, Wait for the first sample Read OUTX G(22h/23h), OUTY G(24h/25h), OUTZ G(26h/27h) → Discard data For 5 times, after checking XLDA bit, read the output registers Read OUTX L G(22h), OUTX H G(23h): Store data in OUTX NOST Read OUTY_L_G(24h), OUTY_H_G(25h): Store data in OUTY_NOST Read OUTZ_L_G(26h), OUTZ_H_G(27h): Store data in OUTZ_NOST The 16-bit data is expressed in two's complement. Average the stored data on each axis.

Gyroscope UI Self-Test Mode 1 and Mode 2

Write 04h to CTRL5 C (14h) → Enable gyro self-test Wait for 100 ms Check GDA in STATUS REG (1Eh) - Gyroscope Data-Ready bit → Reading OUTX/OUTY/OUTZ clears GDA, Wait for the first sample Read OUTX G(22h/23h), OUTY G(24h/25h), OUTZ G(26h/27h) → Discard data For 5 times, after checking XLDA bit, read the output registers Read OUTX_L_G(22h), OUTX_H_G(23h): Store data in OUTX_ST Read OUTY_L_G(24h), OUTY_H_G(25h): Store data in OUTY_ST Read OUTZ_L_G(26h), OUTZ_H_G(27h): Store data in OUTZ_ST The 16-bit data is expressed in two's complement. Average the stored data on each axis |Min(ST_X)| <=|OUTX_ST-OUTX_NOST| <= |Max(ST_X)| **AND** |Min(ST_Y)|<=|OUTY_ST-OUTY_NOST| <= |Max(ST_Y)| AND $|Min(ST_Z)| \le |OUTZ_ST-OUTZ_NOST| \le |MAX(ST_Z)|$ YES (PASS) NO (FAIL) Write 00h to CTRL5 C (14h): Disable self-test Write 00h to CTRL2 G (11h): Disable sensor





11.5 Gyroscope self-test (UI) with OIS chain on - Mode 3, 4

If the Auxiliary SPI is used and both the UI chain and the OIS chain are on, the gyroscope self-test function has to be enabled from the primary interface through the ST[1:0]_G bits of the CTRL5_C register. It cannot be enabled from both interfaces at the same time (forbidden condition).

The recommended gyroscope self-test procedure on the UI chain with the OIS chain on is indicated in Figure 40. Gyroscope self-test procedure (UI) with OIS chain on.

AN5272 - Rev 3 page 125/138

Notes:

Wait 100 ms

- All the black colored read/write operations have to be performed through the primary I²C/SPI interface
- All the blue colored read/write operations have to be performed through the Auxiliary SPI interface

Gyroscope UI Self-Test Williary SPI interface Williary SPI interface Mode 3 and Mode 4 with both UI and OIS chains ON

Write 00h to CTRL1 XL (10h) Write 00h to CTRL6 C (15h) Write 5Ch to CTRL2 G (11h) Write 00h to CTRL7 G (16h) Write 44h to CTRL3 C (12h) Write 00h to CTRL8 XL (17h) Write 00h to CTRL4 C (13h) Write 00h to CTRL9 XL (18h) Write 00h to CTRL5 C (14h) Write 00h to CTRL10 C (19h) → Initialize and turn on sensor (UI chain) \rightarrow Set BDU = 1, ODR = 208 Hz, FS = ±2000 dps Write 0Dh to SPI2 CTRL1 OIS (70h) for Aux SPI 4-wire(2Dh for Aux SPI 3-wi Write 00h to SPI2_CTRL2_OIS (71h) Write 00h to SPI2 CTRL3 OIS (72h) Write 00h to SPI2 INT OIS (6Fh) → Turn on sensor (OIS chain). FS = ±2000 dps Power up, wait 100 ms for stable output Check GDA in STATUS REG (1Eh) - Gyroscope Data Ready Bit → Reading OUTX G/OUTY G/OUTZ G clears GDA, Wait for the first sample Read OUTX_G(22h/23h), OUTY_G(24h/25h), OUTZ_G(26h/27h) → Discard data For 5 times, after checking XLDA bit, read the output registers Read OUTX_L_G(22h), OUTX_H_G(23h): Store data in OUTX_NOST Read OUTY L G(24h), OUTY H G(25h): Store data in OUTY NOST Read OUTZ L G(26h), OUTZ H G(27h): Store data in OUTZ NOST The 16-bit data is expressed in two's complement. Average the stored data on each axis Write 04h to CTRL5_C (14h) → Enable gyro self-test

Check GDA in STATUS REG (1Eh) - Gyroscope Data-Ready bit →Reading OUTX/OUTY/OUTZ clears GDA, Wait for the first sample Read OUTX_G(22h/23h), OUTY_G(24h/25h), OUTZ_G(26h/27h) → Discard data For 5 times, after checking XLDA bit, read the output registers Read OUTX L G (22h), OUTX H G (23h): Store data in OUTX ST Read OUTY L G (24h), OUTY H G (25h): Store data in OUTY ST Read OUTZ L G (26h), OUTZ H G (27h): Store data in OUTZ ST Average the stored data on each axis Read SPI2_OUTX_G_OIS (22h/23h): Store data in OUTX_ST_OIS Read SPI2 OUTY G OIS (24h/25h): Store data in OUTY ST OIS Read SPI2_OUTZ_G_OIS (26h/27h): Store data in OUTZ_ST_OIS |Min(ST X)| <= |OUTX ST-OUTX NOST| <= |Max(ST X)| |Min(ST Y)|<=|OUTY ST-OUTY NOST| <= |Max(ST Y)| $|Min(ST_Z)| \le |OUTZ_ST-OUTZ_NOST| \le |MAX(ST_Z)|$ AND OUTX ST_OIS = OUTY_ST_OIS = OUTZ_ST_OIS = 8000h NO (FAIL) YES (PASS) Write 00h to CTRL5 C (14h) Write 00h to CTRL2 G (11h) Write 00h to SPI2_CTRL1_OIS (70h)



11.6 Gyroscope self-test (OIS) – Mode 3, 4

If the Auxiliary SPI is used and the UI chain is off, the gyroscope self-test function on the OIS chain can be enabled through the Auxiliary SPI interface by setting the ST[1:0]_OIS bits of the SPI2_CTRL3_OIS register. The self-test function is off when the ST[1:0]_OIS bits are programmed to 00b; it is enabled when the ST[1:0]_OIS bits are set to 01b (positive sign self-test) or 11b (negative sign self-test).

The complete gyroscope self-test procedure on the OIS chain with the UI chain off is indicated in Figure 41. Gyroscope self-test procedure (OIS). This procedure can be performed only if the UI readout chain is off (ODR_XL[1:0] = 0000b in CTRL1_XL register and ODR_G[1:0] = 0000b in CTRL2_G register).

AN5272 - Rev 3 page 127/138

Gyroscope OIS Self-Test Mode 3 and Mode 4 with OIS chain ON and UI chain OFF

Notes:

- All the read/write operations in this procedure have to be performed through the Auxiliary SPI interface
- This procedure can be performed only if the <u>UI readout</u> <u>chain is off</u> (ODR_G[3:0] = 0000b in CTRL2_G)

Write 0Dh to SPI2_CTRL1_OIS (70h)for Aux SPI 4-wire (2Dh for Aux SPI 3-w)
Write 00h to SPI2_CTRL2_OIS (71h)
Write 00h to SPI2_CTRL3_OIS (72h)
Write 00h to SPI2_INT_OIS (6Fh)

- → Initialize and turn on sensor
- → FS = ±2000 dps (ODR at 6.66 kHz by default)

Power up, wait 100 ms for stable output

Check GDA in SPI2_STATUS_REG_OIS (1Eh) - Gyroscope Data-Ready bit

→Reading SPI2 OUT[X/Y/Z] G OIS clears GDA, Wait for the first sample

Read SPI2_OUTX_G_OIS (22h/23h), SPI2_OUTY_G_OIS (24h/25h), SPI2_OUTZ_G_OIS (26h/27h)

→ Discard data

For 5 times, after checking XLDA bit, read the output registers


 $\textbf{Read SPI2_OUTX_G_OIS (22h/23h): } Store \ data \ in \ \mathsf{OUTX_NOST_OIS}$

Read SPI2_OUTY_G_OIS (24h/25h): Store data in OUTY_NOST_OIS

Read SPI2_OUTZ_G_OIS (26h/27h): Store data in OUTZ_NOST_OIS

The 16-bit data is expressed in two's complement.

Average the stored data on each axis



Write 00h to SPI2 CTRL1 OIS (70h): Disable sensor



Revision history

Table 96. Document revision history

Date	Version	Changes
28-Jan-2019	1	Initial release
		Updated Section 3 Operating modes
		Updated Section 3.8 Accelerometer bandwidth
		Updated Section 5.5.3 Single-tap and double-tap recognition configuration
16-Apr-2019	2	Updated Section 6.4 Timestamp
		Updated Table 65. OIS chain settling time
		Updated Section 9.2.2 FIFO_CTRL2
		Updated Section 9.8 Retrieving data from the FIFO
		Updated pins 10 and 11 in Table 1. Pin status
10-Jul-2019	3	Updated software routine in Section 6.1 Pedometer functions: step detector and step counter

AN5272 - Rev 3 page 129/138



Contents

1	Pin c	description	
2	Regi	jisters	5
	2.1	Embedded functions registers	9
	2.2	Embedded advanced features pages	
	2.3	Sensor hub registers	
3	Oper	erating modes	15
	3.1	Power-Down mode	17
	3.2	High-Performance mode	17
	3.3	Normal mode	
	3.4	Low-Power mode	
	3.5	Accelerometer Ultra-Low-Power mode	
	3.6	Gyroscope Sleep mode	18
	3.7	Connection modes	18
	3.8	Accelerometer bandwidth	18
		3.8.1 Accelerometer slope filter	21
	3.9	Accelerometer turn-on/off time	
	3.10	Gyroscope bandwidth	23
	3.11	Gyroscope turn-on/off time	
4	Mode	de 1 - Reading output data	29
	4.1	Startup sequence	29
	4.2	Using the status register	29
	4.3	Using the data-ready signal	30
		4.3.1 DRDY mask functionality	30
	4.4	Using the block data update (BDU) feature	30
	4.5	Understanding output data	
		4.5.1 Examples of output data	31
	4.6	Accelerometer offset registers	
	4.7	Rounding functions	
		4.7.1 Rounding of FIFO output registers	32



		4.7.2	Rounding of sensor output registers	32				
		4.7.3	Rounding of source registers	32				
	4.8	DEN (d	data enable)	33				
		4.8.1	Edge-sensitive trigger mode	34				
		4.8.2	Level-sensitive trigger mode	36				
		4.8.3	Level-sensitive latched mode	37				
		4.8.4	Level-sensitive FIFO enabled	38				
		4.8.5	LSB selection for DEN stamping	38				
5	Inter	rupt ge	neration	39				
	5.1	Interrup	pt pin configuration	39				
	5.2	Free-fa	all interrupt	42				
	5.3	Wake-u	up interrupt	43				
	5.4	6D/4D	orientation detection	45				
		5.4.1	6D orientation detection	45				
		5.4.2	4D orientation detection	48				
	5.5	Single-	tap and double-tap recognition	48				
		5.5.1	Single tap	49				
		5.5.2	Double tap	50				
		5.5.3	Single-tap and double-tap recognition configuration	51				
		5.5.4	Single-tap example	52				
		5.5.5	Double-tap example	53				
	5.6	Activity	//Inactivity and Motion/Stationary recognition	53				
		5.6.1	Stationary/Motion detection	56				
	5.7	Boot st	tatus	57				
6	Emb	mbedded functions58						
	6.1	Pedom	neter functions: step detector and step counter	58				
	6.2	Signific	cant motion	61				
	6.3	Relativ	e tilt	62				
	6.4	Timesta	amp	64				
7	Mode	e 2 - ser	nsor hub mode	65				
	7.1	Sensor	hub mode description	65				



	7.2	Sensor	r hub mode registers	66			
		7.2.1	MASTER_CONFIG (14h)	66			
		7.2.2	STATUS_MASTER (22h)	67			
		7.2.3	SLV0_ADD (15h), SLV0_SUBADD (16h), SLAVE0_CONFIG (17h)	68			
		7.2.4	SLV1_ADD (18h), SLV1_SUBADD (19h), SLAVE1_CONFIG (1Ah)	69			
		7.2.5	SLV2_ADD (1Bh), SLV2_SUBADD (1Ch), SLAVE2_CONFIG (1Dh)	70			
		7.2.6	SLV3_ADD (1Eh), SLV3_SUBADD (1Fh), SLAVE3_CONFIG (20h)	71			
		7.2.7	DATAWRITE_SLV0 (0Eh)	71			
		7.2.8	SENSOR_HUB_x registers	71			
	7.3	Sensor	r hub pass-through feature	73			
		7.3.1	Pass-through feature enable	74			
		7.3.2	Pass-through feature disable	74			
	7.4	Sensor	r hub mode example	74			
8	Mode	e 3 and	Mode 4 – Auxiliary SPI modes	77			
	8.1	Auxiliary SPI mode description					
	8.2	Auxilia	ry SPI mode registers	81			
		8.2.1	SPI2_INT_OIS (6Fh)	81			
		8.2.2	SPI2_CTRL1_OIS (70h)	82			
		8.2.3	SPI2_CTRL2_OIS (71h)	83			
		8.2.4	SPI2_CTRL3_OIS (72h)	83			
		8.2.5	SPI2_STATUS_REG_OIS (1Eh)	84			
	8.3	OIS ch	nain settling time	85			
	8.4	Mode 3	3 - Reading gyroscope data through the Auxiliary SPI	86			
	8.5	Mode 4	4 – Reading gyroscope and accelerometer data through the Auxiliary SPI	86			
	8.6	Primar	y interface full control	87			
9	First	-in, firs	t-out (FIFO) buffer	88			
	9.1	FIFO d	description and batched sensors	89			
	9.2	FIFO r	egisters	89			
		9.2.1	FIFO_CTRL1				
		9.2.2	FIFO_CTRL2				
		9.2.3	FIFO_CTRL3				



	9.2.4	FIFO_CTRL4	91			
	9.2.5	COUNTER_BDR_REG1	93			
	9.2.6	COUNTER_BDR_REG2	93			
	9.2.7	FIFO_STATUS1	93			
	9.2.8	FIFO_STATUS2	94			
	9.2.9	FIFO_DATA_OUT_TAG	94			
	9.2.10	FIFO_DATA_OUT	95			
9.3	FIFO ba	atched sensors	96			
9.4	Main se	nsors	96			
9.5	Auxiliary	/ sensors	97			
9.6	Virtual s	ensors	99			
	9.6.1	External sensors and NACK sensor	99			
	9.6.2	Step counter sensor	99			
9.7	FIFO modes					
	9.7.1	Bypass mode	100			
	9.7.2	FIFO mode	101			
	9.7.3	Continuous mode	102			
	9.7.4	Continuous-to-FIFO mode.	103			
	9.7.5	Bypass-to-Continuous mode	104			
	9.7.6	Bypass-to-FIFO mode	105			
9.8	Retrievi	ng data from the FIFO	106			
9.9	FIFO wa	atermark threshold	107			
9.10	FIFO co	mpression	109			
	9.10.1	Time correlation	110			
	9.10.2	Data format	111			
	9.10.3	Disabling FIFO compression at runtime	112			
	9.10.4	CFG-Change sensor with FIFO compression enabled	113			
	9.10.5	Non-compressed data rate	113			
	9.10.6	FIFO compression initialization	113			
	9.10.7	FIFO compression example	113			
9.11	Timesta	mp correlation	115			
Temp	erature	sensor	. 116			

10



	10.1	Example of temperature data calculation	. 116					
11	Self-	Self-test						
	11.1	Accelerometer self-test (UI) – Mode 1, 2	. 117					
	11.2	Accelerometer self-test (UI) with OIS chain on - Mode 4	. 119					
	11.3	Accelerometer self-test (OIS) – Mode 4	.121					
	11.4	Gyroscope self-test (UI) – Mode 1, 2	. 123					
	11.5	Gyroscope self-test (UI) with OIS chain on - Mode 3, 4	. 125					
	11.6	Gyroscope self-test (OIS) – Mode 3, 4	. 127					
Rev	/ision	history	129					



List of tables

Table 1.	Pin status	
Table 2.	Registers	
Table 3.	SPI registers	
Table 4.	Embedded functions registers	. 9
Table 5.	Embedded advanced features registers - page 0	
Table 6.	Embedded advanced features registers - page 1	
Table 7.	Sensor hub registers	13
Table 8.	Accelerometer ODR and power mode selection	
Table 9.	Gyroscope ODR and power mode selection	
Table 10.	Power consumption (typical)	
Table 11.	Accelerometer bandwidth selection in Mode 1/2/3	20
Table 12.	Accelerometer turn-on/off time (LPF2 and HP disabled)	22
Table 13.	Accelerometer samples to be discarded	
Table 14.	Gyroscope digital HP filter cutoff selection	23
Table 15.	Gyroscope overall bandwidth selection in Mode 1/2	
Table 16.	Gyroscope Low-Power / Normal mode bandwidth	25
Table 17.	UI chain - gyroscope overall bandwidth selection in Mode 3/4	26
Table 18.	Gyroscope turn-on/off time in Mode 1/2 (HP disabled)	27
Table 19.	Gyroscope samples to be discarded in Mode 1/2 (LPF1 disabled)	27
Table 20.	Gyroscope chain settling time in Mode 1/2 (LPF1 enabled)	28
Table 21.	Content of output data registers vs. acceleration (FS_XL = ±2 g)	31
Table 22.	Content of output data registers vs. angular rate (FS_G = ±250 dps)	31
Table 23.	Output register rounding pattern	32
Table 24.	DEN configurations	33
Table 25.	INT1_CTRL register	40
Table 26.	MD1_CFG register	40
Table 27.	INT2_CTRL register	
Table 28.	MD2_CFG register	
Table 29.	Free-fall threshold LSB value	42
Table 30.	D6D_SRC register	
Table 31.	Threshold for 4D/6D function	
Table 32.	D6D_SRC register in 6D positions	
Table 33.	TAP_PRIORITY_[2:0] bits configuration	
Table 34.	TAP_SRC register	
Table 35.	Inactivity event configuration	
Table 36.	EMB_FUNC_SRC embedded functions register	
Table 37.	IS_STEP_DET configuration	
Table 38.	ODR _{coeff} values	64
Table 39.	MASTER_CONFIG register	
Table 40.	STATUS_MASTER / STATUS_MASTER_MAINPAGE register	67
Table 41.	SLV0_ADD register	68
Table 42.	SLV0_SUBADD register	68
Table 43.	SLAVEO_CONFIG register	
Table 44.	SLV1_ADD register	
Table 45.	SLV1_SUBADD register	
Table 46.	SLAVE1_CONFIG register	
Table 47.	SLV2_ADD register	
Table 48.	SLV2_SUBADD register	
Table 49.	SLAVE2_CONFIG register	
Table 50.	SLV3_ADD register	
Table 51.	SLV3_SUBADD register	
Table 52.	SLAVE3_CONFIG register	71





Table 53.	DATAWRITE_SLV0 register	. 71
Table 54.	Accelerometer OIS chain full-scale selection	. 78
Table 55.	Mode 3/4 pin description	. 78
Table 56.	SPI2_INT_OIS register	. 81
Table 57.	SPI2_CTRL1_OIS register	. 82
Table 58.	DEN mode selection	. 82
Table 59.	SPI2_CTRL2_OIS register	. 83
Table 60.	Gyroscope OIS chain HPF cutoff selection	. 83
Table 61.	LPF1 filter configuration	. 83
Table 62.	SPI2_CTRL3_OIS register	. 83
Table 63.	LPF_OIS filter configuration	
Table 64.	SPI2_STATUS_REG_OIS register	. 84
Table 65.	OIS chain settling time	. 85
Table 66.	FIFO_CTRL1 register	. 90
Table 67.	FIFO_CTRL2 register	. 90
Table 68.	Forced non-compressed data write configurations	. 90
Table 69.	FIFO_CTRL3 register	
Table 70.	Accelerometer batching data rate	. 91
Table 71.	Gyroscope batching data rate	. 91
Table 72.	Timestamp batching data rate	
Table 73.	Temperature sensor batching data rate	. 92
Table 74.	FIFO_CTRL4 register	
Table 75.	COUNTER_BDR_REG1 register	. 93
Table 76.	COUNTER_BDR_REG2 register	. 93
Table 77.	FIFO_STATUS1 register	. 93
Table 78.	FIFO_STATUS2 register	. 94
Table 79.	FIFO_DATA_OUT_TAG register	. 94
Table 80.	TAG_SENSOR field and associated sensor	. 95
Table 81.	Main sensors output data format in FIFO	. 96
Table 82.	Temperature output data format in FIFO	. 97
Table 83.	Timestamp output data format in FIFO	
Table 84.	CFG-change output data format in FIFO	
Table 85.	BDR_SHUB	
Table 86.	Nack sensor output data format in FIFO	. 99
Table 87.	Step counter output data format in FIFO	
Table 88.	FIFO compression tags and associated data	
Table 89.	2xC compressed data output data format in FIFO	.111
Table 90.	3xC compressed data output data format in FIFO	.111
Table 91.	Example of disabled runtime compression	
Table 92.	Example of device configuration change with FIFO compression enabled	.113
Table 93.	UNCOPTR_RATE configuration	.113
Table 94.	FIFO compression example	.114
Table 95.	Output data registers content vs. temperature	.116
Table 96.	Document revision history	129



List of figures

Figure 1.	Pin connections	. 2
Figure 2.	Accelerometer filtering chain (UI path)	19
Figure 3.	Accelerometer slope filter	21
Figure 4.	Gyroscope digital chain - Mode 1 and Mode 2	23
Figure 5.	Gyroscope digital chain - Mode 3 and Mode 4	26
Figure 6.	Data-ready signal	30
Figure 7.	Edge-sensitive trigger mode, DEN active-low	34
Figure 8.	Level-sensitive trigger mode, DEN active-low	36
Figure 9.	Level-sensitive trigger mode, DEN active-low, DEN_DRDY on INT1	36
Figure 10.	Level-sensitive latched mode, DEN active-low	37
Figure 11.	Level-sensitive latched mode, DEN active-low, DEN_DRDY on INT1	37
Figure 12.	Level-sensitive FIFO enable mode, DEN active-low	38
Figure 13.	Free-fall interrupt	42
Figure 14.	Wake-up interrupt (using the slope filter)	44
Figure 15.	6D recognized orientations	47
Figure 16.	Single-tap event recognition	49
Figure 17.	Double-tap event recognition (LIR bit = 0)	50
Figure 18.	Single and double-tap recognition (LIR bit = 0)	
Figure 19.	Activity/Inactivity recognition (using the slope filter)	
Figure 20.	Tilt example	
Figure 21.	External sensor connections in Mode 2	
Figure 22.	SENSOR_HUB_X allocation example	72
Figure 23.	Pass-through feature	
Figure 24.	External controller connections in Mode 3/4 (SPI 3-wire)	
Figure 25.	Gyroscope filtering chain	
Figure 26.	Accelerometer filtering chain	
Figure 27.	Main sensors and time slot definitions	
Figure 28.	FIFO mode (STOP_ON_WTM = 0)	
Figure 29.	Continuous mode	
Figure 30.	Continuous-to-FIFO mode	103
Figure 31.	Bypass-to-Continuous mode	104
Figure 32.	Bypass-to-FIFO mode	105
Figure 33.	FIFO threshold (STOP_ON_WTM = 0)	107
Figure 34.	FIFO threshold (STOP_ON_WTM = 1) in FIFO mode	
Figure 35.	FIFO threshold (STOP_ON_WTM = 1) in Continuous mode	
Figure 36.	Accelerometer self-test procedure (UI)	
Figure 37.	Accelerometer self-test procedure (UI) with OIS chain on	
Figure 38.	Accelerometer self-test procedure (OIS)	
Figure 39.	Gyroscope self-test procedure (UI)	
Figure 40.	Gyroscope self-test procedure (UI) with OIS chain on	
Figure 41		128

AN5272 - Rev 3 page 137/138



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

AN5272 - Rev 3 page 138/138